Price: \$6.25

MODELS 92200/93200 SERIES TIME-MULTIPLEXED COMMUNICATION CHANNELS (TMCC) Technical Manual

SDS 900685C

September 1965



SCIENTIFIC DATA SYSTEMS/1649 Seventeenth Street/Santa Monica, California/UP 1-0960

TABLE OF CONTENTS

Section			Page
I	GENER	RAL DESCRIPTION	
	1.1	General	1-1
	1.5	Purpose of Option	1-1
	1.7	Description and Leading Particulars	1-1
	1, 10	Physical Description	1-4
	1.12	TMCC Models 922XX	1-4
	1.14	One Channel Configuration	1-4
	1.16	Two Channel Configuration	1-5
	1.18	Three Channel Configuration	1-5
	1.20	Four Channel Configuration	1-5
	1.22	TMCC Models 932XX	1-5
	1.24	One Channel Configuration	1-5
	1.26	Two Channel Configuration	1-5
	1.28	Three Channel Configuration	1-5
	1.30	Four Channel Configuration	1-5
	1.32	Semiconductor Complement	1-5
	1.34	Interlace Feature	1-5
II	PROG	RAMMING	
	2.1	Purpose	2-1
	2.3	General Operation	2-1
	2.11	Direct Parallel Input/Output	2-1
	2.13	Single-Bit Input/Output	2-1
	2.15	Primary Input/Output Instructions	2-1
	2.16	Energize Output M (EOM)	2-2
	2.24	Skip If Signal Not Set (SKS)	2-3
	2.30	Communication Channel Input/Output	2-3
	2.31	General Information	2-3
	2.42	Communication Channel Description	2-4
	2.45	Time-Multiplexed Channel Registers	2-4
	2.51	Interlace Registers	2 - 5
	2.56	Communication Channel Programming	2 - 5
	2.58	Standard EOM Channel Instructions	2-6
	2.60	Alert Channel (ALC)	2-6
	2.62	Disconnect Channel (DSC)	2-6
	2.64	Alert to Store Address From Channel (ASC)	2-6
	2.68	Terminate Output of Channel (TOP)	2-7
•	2.71	Compatible/Extended Input/Output Modes	2-7
	2.78	Input/Output Class EOM	2-7
	2.80	Terminal Functions; Extended Mode	2-8
	2.82	Input/Output of a Record and Disconnect (IORD)	2-9
	2.83	Input	2-9
	2.85	Output	2-9
	2.89	Input/Output Until Signal Then Disconnect (IOSD)	2-9
	2.90	Input	2-9
	2.92	Output	2-9
	2.94	Input/Output of a Record and Proceed (IORP)	2-9
	2.95	Input	2-9
	2.99	Output	2-10
	2.105 2.106	Input/Output Until Signal Then Proceed (IOSP)	2-10 2-10
	7. IUA	Input	/-!!

Section			Page
	2.109	Output	2-10
	2.112	Channel and Device SKS	2-11
	2.114	Channel Tests	2-11
	2.115	Standard SKS Instructions	2-11
	2.117	Channel Active Test (CAT)	2-11
	2.121	Channel Error Test (CET)	2-11
	2.125	Channel Zero Count Test (CZI)	2-12
	2.128	Channel Inter-Record Test (CIT)	2-12
	2.131	Device Tests	2-12
	2.133	Single-Word Data Transfer Via Channels W (A) and Y	2-13
	2.134	Instructions	2-13
	2.137	Memory Into Channel W When Empty (MIW)	2-13
	2.140	Channel W Into Memory When Full (WIM)	2-13
	2.142	Memory Into Channel Y When Empty (MIY)	2-13
	2.144	Channel Y Into Memory When Full (YIM)	2-13
	2.146	Memory Into Channel A When Empty (MIA)	2-13
	2.148	Channel A Into Memory When Full (AIM)	2-13
	2.150	Single-Word Operations	2-13
III		RY OF OPERATION	
	3.1	General	3-1
	3.7	Character Buffer	3-1
	3.9	Word Assembly Register	3-1
	3.11	Unit Address Register	3-1
	3.13	Word Counter	3-1
	3.15	Address Counter	3-1
	3.17	Input Process	3-3
	3.23	Output Process	3-3
	3.27	Parity	3-3
	3.29	TMCC and Interlace Configuration	3-3
	3.31	Detailed Description	3-3
	3.34	Pulse Counter	3-3
	3.39	Input/Output Processing	3-4
	3.43	W Register	3-6
	3.53	Input Process (W9 true)	3-9
	3.78	Output Process (W9 true)	3 - 24
•	3.91	SYS Gate	3-31
	3.94	Skip Gate	3-36
	3.102	Interlace, Compatible Mode (Time Share)	3-36
	3. 131	Interlace, Extended Mode (Time Share)	3-46
	3.134	IORD - Iwg Iwh Iwi	3-48
	3.135	Output	3-48
	3.140	IOSD - Iwg Iwh Iwi	3-50
	3.141	Output	3-50
	3.144	IORP - Iwg Iwh Iwi	3-50
	3.144	Output	3-50
	3. 145	IOSP - Iwg Iwh Iwi	3-52
	3. 152	Output	3-52
	3. 158	IORD - Iwg Iwh Iwi	3-53
		Input	3-53
	3.159		3 - 54
	3. 164 3. 165	Input	3-54
	J. 103		U U 7

Section			Page
	3.168	IORP - Iwg Iwh Iwi	3-55
	3.169	Input	3-55
	3. 176	IOSP - Iwg Iwh Iwi	3-57
	3. 1 <i>77</i>	Input	3-57
	3.180	Pin Address Counter	3-57
	3.184	Glossary of Logic Terms	3-58
	3.185	Logic Equations	3 - 61
	3.186	Pulse Counter	3 - 6
	3.187	Buc, Ioc, Sys, Etc	3-6
	3.188	CPU Signals Received	3-6
	3.189	Input/Output Signals Generated	3-62
	3.190	CPU Signals Generated	3-62
	3.191	TMCC Signals Received	3-64
	3.192	Input/Output Signals Received	3-64
	3.193	TMCC Signals Generated	3-64
	3.194	Logic Equations For W Buffer	3-64
	3.195	Unit Address Register	3-64
	3.196	Input/Output	3-64
	3.197	Clear and Set Signals	3-64
	3.198	Clock Counter	3-64
	3.199	Character Counter	3-64
	3.200	Character Counter Even	3-64
	3.201	Halt Interlock	3-64
	3.202	Computer Interlock	3-64
	3.203	End-of-Record Detector	3-65
	3.204	Halt Interlock	3-65
	3.205	Signal Complete	3-65
	3.206	Interrupt Signals	3-65
	3.207	WIM + MIW Interlock =	3-65
	3.208	Load Buffer From C	3-65
	3.209	Time Share Request	3-65
	3.210	Time Share Select	3-65
	3.211	Time Share Priority	3-65
	3.212	W Register	3-65
	3.213	Character Buffer	3-66
	3.214	Character Buffer Extended to 12 Bits	3-66
	3.215	Character Buffer Extended to 24 Bits	3-66
	3.216	Parity Flip-Flop	3-67
	3.217	Error Detector	3-67
	3.218	Interlace Prepare	3-67
	3.219	Interlace Clear	3-67
	3.220	Interlace Load	3-67
	3.221	Interlace Active	3-67
	3.222	Zero Count	3-67
	3.223	Interlace Count Trigger	3-67
	3.224	Interlace Counter Clock Enables	3-67
	3.225	Extend Operations	3-67
	3.226	Channel Command Interrupt Enables	3-68
	3.227	Channel Command Register	3-68
	3.228	Word Counter	3-68
	3.229	Address Counter	3-68
	3,230	PIN Address Counter	3-69

Section			Page
	3.231	Skip Gate	3-69
	3.232	Input/Output Signals Received	3-69
	3.233	Input/Output Signals Generated	3 - 69
	3.234	Logic Equations For Y Buffer	3-69
	3.235	Unit Address Register	3-69
	3.236	Input/Output	3-69
	3.237	Clear and Set Signals	3-70
	3.238	Clock Counter	3-70
	3.239	Character Counter	3-70
	3.240	Character Counter Even	3-70
	3.241	Halt Interlock	3 - 70
	3.242	Computer Interlock	3 - 70
	3.243	End-of-Record Detector	3-70
	3.244	Halt Detector	3-71
	3.245	Signal Complete	3-71
	3.246	Interrupt Signals	3 <i>-</i> 71
	3.247	YIM + MIY Interlock =	3-71
	3.248	Load Buffer From C	3-71
	3.249	Time Share Request	3-71
	3.250	Time Share Select	3-71
	3.251	Time Share Priority	3-71
	3.252	Y Register	3-71
	3.253	Character Buffer Extended to 12 Bits	3 - 71
	3.254	Character Buffer	3-71
	3.255	Character Buffer Extended to 24 Bits	3-71
	3.256	Parity Flip-Flop	3-72
	3.257	Error Detector	3-72
	3.258	Interlace Prepare	3-72
	3.259	Interlace Clear	3 - 73
	3.260	Interlace Load	3-73
	3.261	Interlace Active	3 - 73
	3.262	Zero Count	3 - 73
	3.263	Interlace Count Trigger	3-73
	3.264	Interlace Counter Clock Enables	3 - 73
	3.265	Extend Operations	3 - 74
	3.266	Channel Command Interrupt Enables	3-74
	3.267	Channel Command Register	3-74
	3.268	Word Counter	3-74
	3.269	Address Counter	3 - 74
	3.270	Pin Address Counter	3-74
	3.271	Skip Gate	3 - 74
	3.272	Input/Output Signals Received	3 - 74
	3.273	Input/Output Signals Generated	3 - 75
IV	INSTA	LLATION AND MAINTENANCE	
	4.1	General	4-1
	4.3	Installation	4-1
	4.5	Intercabling	4-1
	4.9	925/930 Computer W Channel Test Program	4-1
	4.11	9300 Computer A Channel Test Program	4-1
	4.13	Module Location	4-1
	4. 15	Maintenance	4-1

Section		Page					
* •	4. 17 Periodic Inspection	4-1 4-1 4-1					
	4.24 (Qq1), (Qq2), and (Qq3)	4-9					
	4.26 (Eom), (Buc), (Ioc), (Sys)	4-9					
	4.31 (Pin), (Rt), (Cdn), (Rti)	4-10					
	4.34 (Pot 1), (Pot 2), (Rt), (Cn)	4-11					
	4.37 (Skss), (Ssc)	4-12					
	4.40 Test Programs	4-13					
	4.42 Extended Mode I/O Test Program For 925/930 Computers	4-13					
	4. 45 Fill	4-13					
	4. 47 Operation	4-13					
	4.51 Punching	4-14					
	4.55 Reading	4-14					
	4.57 Test Program	4-14					
	4.59 Extended Mode I/O Test Program For 9300 Computer	4-14					
	4.62 Fill	4-14					
	4.64 Operation	4-35					
	4.68 Punching	4-35					
	4.72 Reading	4 - 35					
	4.74 Test Program	4-36					
V	TROUBLESHOOTING						
	5.1 General	5-1					
•	5.4 Test Program Flow Chart	5-1					
	5.6 Flow Chart Example	5-1					
	5.13 Troubleshooting Information	5 - 15					
	5.16 Troubleshooting	5-15					
٧ī	DRAWINGS						
	/ 1 O I						
	6.1 General	6-1					
	6.3 Scope of Section	6-1					
	LIST OF ILLUSTRATIONS						
Number	Title	D					
		Page					
1-1	TMCC Configuration, Models 922XX	1-2					
1-2	TMCC Configuration, Models 932XX	1-3					
3-1	Time Multiplexed Communication Channel With Interlace, Block Diagram	3 - 2 3-5					
3-2 3-3	TMCC Information Flow Diagram, Input/Output (6 Bit)						
3-3 3-4	Precession Loop and Input Parity Checking Logic						
3-4 3-5	Input Clock Timing Charts (Typical)						
3-6							
3-7	Data Transfer From W Register to C Register	3-13 3-15					
3-8							
3 - 9	Termination Timing A - Phototype Input	3-16 3-18					
J /	reminertan tuning C thorotype mbot	3-10					

Contents

LIST OF ILLUSTRATIONS (Continued)

Number		Page
3-10	Termination Timing B - Phototype Input	3-19
3-11	Information Flow Diagram - Magnetic Tape	3-21
3-12	Input Timing - Magnetic Tape	3-22
3-13	Input Termination Timing - Magnetic Tape	3-23
3-14	Forward Scan Timing Chart – Magnetic Tape	3-25
3-15	Reverse Scan Timing Chart - Magnetic Tape	3-26
3-16	Output Information Flow Diagram	3-27
3-17	Output Timing Chart 1	3-29
3-18	Output Timing Chart 2	3-30
3-19 3-20	Output Termination Timing (Except Magnetic Tape)	3-32
3-20 3-21	Output Termination Timing - Magnetic Tape	3-33
3-21	Output Timing Chart - Punch	3-34
3-23	Output Timing Chart - Magnetic Tape	3-35
3-24	Information Flow – Interlace Operation	3-38
3-25	Relationship of Instruction Bits to Address and Word Counter Bits	3-39
3-26	Interlace Register Loading Time Chart	3-40 3-41
3-27	Interlace Word Transfer Timing Chart	3-43
3-28	Interlace Input/Output Timing Chart	3-44
3-29	Interlace Output Timing Chart	3-45
3-30	Input Termination Timing Chart - Interlace (Compatible Mode)	3-47
4-1	Model 93200 TMCC, Intercabling Diagram	4-2
4-2	Model 93221 TMCC, Intercabling Diagram	4-3
4-3	Power Distribution Diagram	4-4
4-4	Module Location Diagram	4-5
4-5	Input/Output Signal Location Diagram	4-6
4 - 6	930/9300 Timing Diagram, (Qq1), (Qq2), (Qq3)	4-9
4-7	930/9300 Timing Diagram, Eom, Buc, Toc, Sys	4-9
4-8	930/9300 Timing Diagram, (Pin), (Rt), (Cdn), (Rti)	4-10
4-9	930/9300 Timing Diagram, (Pin), (Rt), (Cdn), (Rti), (Rt), Initially False	4-10
4-10	930/9300 Timing Diagram, Pin, Rt, Cdn, Rti, Effects of Time-Share	4-11
4-11	930/9300 Timing Diagram, (Pot) , (Pot 2) , (Rt), (Cn	4-11
4-12	930/9300 Timing Diagram, (Pot 1), (Pot 2), (Rt), (Cn), (Rt), Initially False	4-11
4-13	930/9300 Timing Diagram, Pot), Pot 2, Rt, Cn, Effects of Time-Share	4-12
4-14	930/9300 Timing Diagram, (Skss), (Cn), (Ssc)	4-12
5-1	Test Program Flow Chart	5 - 2
	LIST OF TABLES	
Table		Page
		50
1-1	TMCC Models	1-1
1-2	Applicable Publications	1-1
1-3	Models 922XX Module Complement	1-4
1-4	Models 923XX Module Complement	1-6
3-1	Pulse Counter Truth Table	3-4
3-2	Value of Parity Timing Signal Qwl	3-14
3-2	Value of Parity Timing Signal Qw1	

LIST OF TABLES (Continued)

Table		Page
3-3	Value of Qw2 Parity Timing Signal	3-28
3-4	Interlace Extended - Mode Terminal Functions	3-49
4-1	924/930 Computers, W Channel Sample Test Program	4-7
4-2	9300 Computer, A Channel Sample Test Program	4-8
4-3	925/930 Computers Breakpoint Switch Functions	4-13
4-4	925/930 Computers, Extended Mode I/O Test Program	4-15
4-5	9300 Computer Breakpoint Switch Functions	4-35
4-6	9300 Computer, Extended Mode I/O Test Program	4-37
5 -1	IOSP Output Functions, W (A) Channel	5-15
5 -2	IORD Output Functions, W (A) Channel	5-16
5-3	IOSD Output Functions, W (A) Channel	5-16
5-4	IORD Output Functions, W (A) Channel	5 -1 7
5-5	IOSP Input Functions, W (A) Channel	5-17
5-6	IORP Input Functions, W (A) Channel	5-18
5-7	IOSD Input Functions, W (A) Channel	5-18
5-8	IORD Input Functions, W (A) Channel	5-19
5-9	Output Functions, Y Channel	5-19
5-10	Input Functions, Y Channel	5 - 20

SECTION I GENERAL DESCRIPTION

1.1 GENERAL

- 1.2 This publication provides information relating to the Time-Multiplexed Communication Channel option manufactured by Scientific Data Systems, 1649 Seventeenth Street, Santa Monica, California.
- 1.3 In this publication, the Time-Multiplexed Communication Channel option is referred to as "TMCC". The models covered, with their description and the figure references, are listed in table 1-1.

Table 1-1. TMCC Models

		1	
Model	Description	Channel Used	Figure
92200	6–bit characters with interlace	W(A), C	1-1
92210	6-bit characters with interlace	Y(B), D	1-1
92201	12–bit characters with interlace	С	1-1
92211	12-bit characters with interlace	D	1-1
92202	24-bit characters with interlace	С	1-1
92212	24-bit characters with interlace	D	1-1
93200	6-bit characters without interlace, single channel	W(A), C	1-2
91210	Interlace option for Model 93200		
93201	12-bit character extension option for Model 93200		
93202	24-bit character extension option for Model 93200		
93221	6-bit characters without interlace, two channels	W + Y (A + B)	1-2
91210	Interlace option for either channel of Model 93221		
93201	12-bit character extension option for Model 93221		
93202	24-bit character extension option for Model 93221		
<u> </u>			

1.4 The information in this publication relates to the TMCC as utilized with the 925/930/9300 computers. Other publications containing information relating to the TMCC and input/output operation are listed in table 1-2.

Table 1-2. Applicable Publications

Title of Publication	Publication No.
SDS 925/930/9300 TMCC Input/Output Unit Logic Layouts, Current and History	900557
SDS 925 Computer Reference Manual	900099
Model 925 Computer, Technical Manual	900633
SDS 930 Computer Reference Manual	900064
Model 930 Computer, Technical Manual	900066
SDS 9300 Computer Reference Manual	900050
Model 9300 Computer, Technical Manual	900570

1.5 PURPOSE OF OPTION

1.6 The TMCC is a time-multiplexed input/output channel utilized for communication between peripheral devices and the 925/930/9300 computers. Its operation is designated "time-multiplexed" because it gains access to the computer memory through the same path utilized by the computer and must, therefore, momentarily interrupt computation to store or obtain a word of information. Up to four TMCCs may be connected to one computer and all may be active simultaneously but since their operation is time-multiplexed, only one channel at a time communicates with the computer memory.

1.7 DESCRIPTION AND LEADING PARTICULARS

1.8 A computer may have from one to four TMCCs connected to it. These are designated by letter symbols in the order of their installation. When only one

Figure 1-1. TMCC Configuration, Models 922XX

92210

92211

92212

92210

92211

92212

Four Channel Configuration

92210

92211

92212

Three Channel Configuration

Channel W (or A) 93200

One Channel Configuration

Channels W and Y (or A and B) 93221*

Two Channel Configuration

Channels W and Y (or A and B)

93221*

Channel C

93200*

93221*

Channels

 $W \ \text{and} \ Y$

(or A and B)

93221*

Channels

C and D

Three Channel Configuration

Four Channel Configuration

*Note: The Interlace feature, Model 91210, is required on channels B, C and D, and is optional on W, A and Y. All channels may have 93201 or 93202 options.

Figure 1-2. TMCC Configuration, Models 932XX

channel is used it is specified as the W channel on the 925 and 930 computers or as the A channel on the 9300 computer. As additional channels are added they are designated, in order, Y (or B on the 9300 computer), C, and D. Because single-word input/output instructions (Memory Into W, Memory Into Y, Memory Into A, W Into Memory, Y Into Memory, and A Into Memory) are not available for all channels, the interlace feature is mandatory on channels B, C, and D.

1.9 Primary differences between the models occur in the hardware layouts, connections between channels, and the options available.

1-10 PHYSICAL DESCRIPTION

1.11 The TMCC consists of plug-in modules contained in chassis consisting of four or six rows of modules.

Each row contains 32 connectors thereby allowing the insertion of up to 32 modules in each row. Physical location of each module is given in Section 4 of this manual.

1.12 TMCC Models 922XX

1.13 In TMCC Models 922XX, the character length is fixed for a particular model and the interlace feature is included. One channel must be six bits to allow entering a program into the computer.

1.14 One Channel Configuration

1.15 A one channel configuration TMCC (Model 92200) consists of a single chassis containing four rows of modules (C through F). The quantity and type of modules are listed in table 1-3.

Table 1-3. Models 922XX Module Complement

			ie i-3. Modeis			Quantity		
Item	Description	Model	92200 6-Bit "W" "A" or "C"	92201 12-Bit	92202 24-Bit	92210 6-Bit "Y" "B" or "D"	92211 12-Bit "Y" "B" or "D"	92212 24-Bit "Y" "B" or "D"
1	Triple Flip - Flop	FB52	19	21	25	18	20	24
2	NAND Flip-Flop	FB54	14	14	14	13	13	13
3	Cable Driver No. 2	AB55	2	2	2	1		
4	NAND No. 2	IB56	5	5	5	5	5	5
5	Band NAND	IB57	4	4	4	4	4	4
6	NAND Module	IB52	2	2	2			
7	Shift Register	DB50	3	3	3	3	3	3
8	Receiver Inverter Buffer	AB53	2	2	2			
9	Termination Module	ZB52	2	2	2			
10	Interface +8 to +4	NB50	1	2	2	1	1	1
11 -	Cable Driver	AK 53	9	10	11	3	1	2
12	Cable Driver	NB52	3	3	3			
13	Termination Module +4	ZB50	7	7	7	7	7	7
14	Termination Module	ZB55	. 1			1		
15	Receiver, Inverter	AB52	2	2	2			
16	NAND No. 4	IB59	5	5	5	4	4	4
17	Schmitt Trigger	AK54	- 1	1	1			
18	Termination Module	ZB56		, 1			2	
19	Termination Module	ZB57			1			2

1.16 Two Channel Configuration

1. 17 A two channel configuration TMCC consists of two chassis, one containing four rows of modules (C through F) and the other containing two rows of modules (A and B). These two chassis are physically bolted together and hardwired to allow mounting as a single unit. The two channel configuration consists of a Model 92200 for channel W (or A) and either a six bit option (92210), a twelve bit option (92211) or a twenty-four bit option (92212) for channel Y (B). The options selected determine the quantity and type of modules. Table 1-3 lists the modules required for each model.

1.18 Three Channel Configuration

1. 19 The three channel configuration consists of three chassis, two containing four rows of modules and the third containing two rows of modules. Channel W (or A), consists of a Model 92200; channel Y (or B) consists of a six bit option (92210), a twelve bit option (92211), or a twenty-four bit option (92212); channel C consists of a six bit option (92200), a twelve bit option (92201), or a twenty-four bit option (92202). The quantity and types of modules for each option are listed in table 1-3.

1.20 Four Channel Configuration

1.21 The four channel configuration consists of four chassis, two containing four and two containing two rows of modules. The four channel configuration consists of a Model 92200 for channel W (A); a six bit option (92210), a twelve bit option (92211) or a twenty-four bit option (92212) for channel Y (B); a six bit option (92200), a twelve bit option (92201), or twenty-four bit option (92202) for channel C; and a six bit option (92210), twelve bit option (92211), or a twenty-four bit option (92212) for channel D. The quantity and types of modules are listed in table 1-3.

1.22 TMCC Models 932XX

1.23 In TMCC Models 932XX, the interlace registers are optional equipment. Interlace options may be installed in any of the four TMCCs that a 925/930/9300 computer may have. However, channels C and D (and B on the 9300 computer) must have interlace installed since there are no computer instructions allowing use of these channels without it.

1.24 One Channel Configuration

1.25 A one channel configuration TMCC (Model 93200) consists of a single chassis containing four rows of modules. The quantity and types of modules are listed in table 1-4.

1.26 Two Channel Configuration

1.27 The two channel configuration consists of a single chassis containing six rows of modules. For channels W and Y, a Model 93221 TMCC may be used. The Model 93221 may be extended to twelve bit or twenty-four bit characters by addition of modules as listed in table 1-4. The Model 93221 must have the Model 91210 Interlace installed in either or both channels. The modules comprising the Model 91210 Interlace are indicated in table 1-4.

1.28 Three Channel Configuration

1.29 A three channel configuration TMCC consists of a single chassis containing six rows of modules and another chassis of four rows of modules. Channels W and Y (or A and B) are as given in paragraph 1.27. Channel C consists of a Model 93200 TMCC (with character extension options) and must include a Model 91210 Interlace.

1.30 Four Channel Configuration

1.31 A four channel configuration TMCC consists of two chassis, each containing six rows of modules. Two Model 93221 TMCCs may be used with character extension options if desired. Model 91210 Interlace options must be installed on at least channels C, and D (and B on the 9300).

1.32 SEMICONDUCTOR COMPLEMENT

1.33 The semiconductor complement may be derived from the Material Lists and Module Data Sheets contained in Section 6. The module complement for each model of TMCC is contained in tables 1–3 and 1–4.

1.34 INTERLACE FEATURE

1.35 The purpose of the interlace feature is to provide the TMCC with a means of transferring blocks of words without requiring a separate instruction for each word. To do this, two counters are added to the TMCC. One counter is loaded with a count of the number of words in the block, and the other counter is loaded with the address of the memory position of the first word in the block. Then, as each input or output word is transferred to or from memory, the Word Counter and the Address Counter are incremented. The Word Counter holds the one's complement of the count; thus the count is decreased as the counter counts up. In addition to the two counters, the interlace logic also includes Channel Command Interrupt Enables, and all the necessary control logic.

SDS 900685C

Table 1-4. Models 923XX Module Complement

				Qu	antity		
Item	Description	Model	93200 6-Bit "W"	93221 6-Bit "W" & "Y"	93201 12-Bit "W" or "Y"	93202 24-Bit "W" or "Y"	91210 Interlace "W" or "Y"
1	Triple Flip-Flop	FB52	.6	11	. 2	6	13
2	NAND Flip-Flop	FB54	13	25	· -	-	1 1
3	Cable Driver No. 2*	AB55	3	4	-	-	_
4	NAND No. 2	IB56	4	8	-	-	1
5	Band NAND	IB57	3	7	-	_	1
6	NAND Module	IB52	2	2	-	_	-
7	Shift Register	DB50-2	3	6	-	-	-
8	Receiver Inverter Buffer	AB53	2	2	-	-	-
9	Termination Module	ZB52	2	2	-	_	-
10	Interface +8 to +4	NB50	1	2	ī	1	_
11	Cable Driver	AK 53	9	13	1	2	-
12	Driver Cable Interface	NB52	1	1	-	-	2
13	Termination Module +4	ZB50	6	10	0	0	1
14	Priority Interrupt **	SK61	2	2	-	_	_
15	Receiver Inverter	AB52	2	2	_	_	-
16	NAND No. 4	IB59	3	5	-	_	3
17	Schmitt Trigger	AK 54	1	1	-	-	-

^{*}SK61s are located in computer basic interrupt: 925/930 Reference Drawing 107352 9300 Reference Drawing 107626

^{**}One AB55 is located in 5E (930 only) if I/O is used as a "C" or "C-D" channel.

SECTION II PROGRAMMING

2.1 PURPOSE

2.2 The 925/930/9300 computers include as standard equipment one Time-Multiplexed Communication Channel (TMCC), without interlacing capability, as well as provision for three additional channels. The interlace unit is available as an option. The W and Y channels are available with or without interlace; the C and D channels are available only with interlace. The W channel on the 925 and 930 computers is equivalent to the A channel on the 9300 computer and the Y channel on the 925 and 930 computers ie equivalent to the B channel on the 9300 computer. (The B channel on the 9300 must also have the interlace feature). These channels are capable of automatically controlling the flow of data to and from memory at rates up to one word every 3.5 microseconds. These channels run independently of the central processor and only communicate with it to transfer data to or from memory.

2.3 GENERAL OPERATION

- 2.4 Utilizing channels W and Y (or A), characters, and words can be transmitted between memory and peripheral devices under the direct control of single instructions. Each of these channels has associated with it two instructions to facilitate direct control operations. For channel W, W INTO MEMORY (WIM) (channel A, A INTO MEMORY (AIM)), causes a word from a peripheral transmission to be taken from the channel W (A) buffer register and placed directly in the specified memory location without disturbing any internal registers. MEMORY INTO W (MIW), (MEMORY INTO A (MIA)), causes a word to be taken from a specified memory location and placed in the channel W (A) buffer register to be read out to the currently operating peripheral device connected to the channel. WIM (AIM) and MIW (MIA) are preceded by instructions from the EOM group that set up the input/output operation. YIM and MIY instructions function in an analogous manner for channel Y. The general test instruction, SKIP IF SIG-NAL NOT SET (SKS) provides the facility for testing error indications and/or for testing various peripheral device indicators.
- 2.5 Additionally, using any channel including channels W and Y (A and B) with interlace, data can be transmitted to and from core storage under channel control. Operation of a channel is initiated by the execution of a sequence of instructions in the central processor. Once started, the channel operates independently of the central processor, automatically transferring each word at the correct time.

2.6 Three instructions control the process of transmitting and receiving data between channel peripheral equipment and the central processor. These instructions are:

EOM	ENERGIZE OUTPUT M
POT	PARALLEL OUTPUT
SKS	SKIP IF SIGNAL NOT SET

- 2.7 EOM instructions activate one of channels W (A), Y (B), C, or D, to select the peripheral device to be used, and to set up the initial conditions of the data transmission, including the peripheral operation to be performed. An EOM instruction also specifies terminal conditions for an operation.
- 2.8 PARALLEL OUTPUT (POT) instruction sends out to the channel the number of words in the transmission and the address at which the output begins.
- 2.9 SKIP IF SIGNAL NOT SET (SKS) instruction can test the Error indicators, End-of-Transmission indicators, and other input/output control indicators, such as printer end-of-form or card hopper empty.
- 2. 10 The general order of use of these instructions for interlaced operation is:

Instruction	<u>Function</u>
EOM	to address the channel, connect the peripheral device, specify various input/output conditions, and alert the optional channel interlace (see Communication Channel Input/Output, paragraph 2.30).
EOM	to specify the terminal conditions and interrupts desired during the transmission
POT	to transmit to the channel a word con- taining the transmission starting address and block length

Bits 0 through 9 of this latter word contain the ten lower order bits of the word count; bits 10 through 23 contain the 14 bits of the starting address. The second EOM contains the high-order bits of the word count and starting address when needed.

2.11 DIRECT PARALLEL INPUT/OUTPUT

2.12 The direct parallel input/output (POT/PIN) facility allows any word in core memory to be presented, in


parallel, at any special system connector or applicable standard peripheral connector; or, conversely, allows signals sent to a connector to be stored in any core memory location. EOM and SKS instructions control parallel input/output operations in the same way as in channel operations. POT/PIN instructions also generate or check for correct parity with each word transmitted.

2.13 SINGLE-BIT INPUT/OUTPUT

2. 14 EOM and SKS instructions also perform single-bit input/output and testing for special or standard devices. The execution of an EOM transmits a single signal of approximately 1.4 microseconds duration to an external connector and also provides the connector with a 15-bit address for the destination of this signal. SKS tests whether a similar signal is present on an external connector and skips accordingly.

2.15 PRIMARY INPUT/OUTPUT INSTRUCTIONS

2. 16 ENERGIZE OUTPUT M (EOM)



2. 17 The major instruction for preparing channel W (or Y, C, D) and an attached peripheral device to perform a data transmission or other peripheral activity is the multi-purpose instruction, ENERGIZE OUTPUT M (EOM). This instruction operates in four distinct modes with many functional configurations. These modes are Buffer Control, Input/Output Control, Internal Control, and System Control. In the third and fourth modes, EOM controls and initiates non-communication channel operations such as special systems transmissions. Each of the frequently used EOM instruction configurations has a mnemonic tag used with standard SDS assemblers. The different modes of operation are program-selectable by the setting of two bits (10, 11 of octal position 3) within the EOM instruction format:

Octal <u>Value</u>	Bit Posi- tion 10	Bit Posi- tion 11	Area
0	0	0	Buffer Control
1	0	1	Input/Output Control
2	1	0	Internal Control
3	1	1	System Control

2. 18 A Buffer Control mode EOM operates essentially as a set-up or preparation facility for data transmissions

or other peripheral activities using the channel. The channel to be used, the peripheral unit on that channel, the operation to be performed, and the type of character format to be used are all detailed within this EOM. It also details the use of BCD or binary data transmission, the allowance or not of a leader (as in paper tape), and the direction of operation (as in forward direction for magnetic tape). Execution of such an EOM "connects" the specified peripheral unit to the channel. An EOM in this mode can also alert the interlace, which is the optional, automatic buffer control for input/output.

2. 19 An EOM in the Input/Output mode directs peripheral devices to perform non-transmitting operations such as rewind magnetic tape and upspace the printer. This EOM selects certain channel operations such as interrupt response and input/output terminal function desired. It alerts peripheral devices that a PARALLEL INPUT (PIN) or PARALLEL OUTPUT (POT) instruction follows. It also can give an extension of the word count to 15-bits for the number of words to be transmitted and an extension of the address specification to 15-bits. Without disturbing the associated channel, this EOM can also set up the interlace unit. It is with the input/output mode EOM that the user selects his I/O operation as compatible or extended I/O modes.

2. 20 This coding sequence initiates such an interlaced channel operation (compatible mode):

Instruction	<u>Function</u>
EOM (Input/Output Control Mode)	Alert the interlace
POT	transmit starting address and block length to interlace
EOM (Buffer Control Mode)	address channel, connect peripheral device, specify various input/output conditions, start transmission

- 2.21 Initiating an interlaced input/output operation via this sequence of instructions facilitiates checkout by allowing the programmer to single-step through this portion of the program. The first two instructions, EOM (Ioc) and POT, set up the interlace with data address and block length. Therefore, single-stepping through the sequence allows the interlaced channel to complete the input/output operation. When a single EOM (Buffer Control mode) sets up the channel and interlace with a POT instruction following, the programmer cannot step through the sequence since the input/output operation proceeds before the next stepped instruction (POT) places the address and block length in the interlace.
- 2.22 An EOM in the Internal Control mode enables and disables the interrupt system. EOM in this mode also

can prepare the system for the selective arming and disarming of the system interrupt levels. This mode does not directly concern the input/output programmer.

2.23 An EOM in the System Control mode is specifically coded for a given installation and system. Address capability is 15-bits or 32,768 combinations for these special system designations.

NOTE

If an interrupt occurs during the execution of an EOM in any mode, no acknowledgement occurs until the completion of the execution of the instruction following the EOM.

2.24 SKIP IF SIGNAL NOT SET (SKS)

0	0	40(20)				1	1	
0 1	2	3	8	9	10 11	12	1		23
O_0)	01	Ω2		O3	O4	O5	O6	07

- 2. 25 The principal instruction for testing the states and responses of data channels and their attached peripheral devices, as well as testing internal and external indicators, is the multi-purpose instruction, SKIP IF SIGNAL NOT SET (SKS). SKS is a "skip class" instruction yielding a decision and transfer capability to all channels, devices, indicators, and systems that require it. It operates in four distinct modes: Special Internal Test, Channel and Device Test, Internal Test, and Special System Test. In the second mode, SKS tests channel-oriented, input/output functions. Each of the frequently used SKS instruction configurations has a mnemonic tag, used with SDS assemblers.
- 2. 26 These different modes of operation are program-selectable by the setting of two bits (10, 11 of octal position 3) within the SKS instruction format:

Octal <u>Value</u>	Bit Posi- tion 10	Bit Posi- tion 11	<u>Area</u>
0	0	0	Special Internal Test
1	0	1	Channel and Device Test
2	1	0	Internal Test
3	7	1	Special System Test

2.27 In the Channel and Device Test mode, SKS tests a channel for channel Ready (not active), interlace Word Count Equal to Zero, and Error. This mode also tests peripheral devices directly. These include testing

indicators in a magnetic tape unit such as Beginning-of-Tape, End-of-Tape, File-Protect Ring present, and End-of-File. For example, an SKS instruction might address an indicator within the printer to determine whether the paper is at the End-of-Form.

- 2.28 In the Internal Test mode, SKS tests whether the interrupt system is enabled or disabled, whether a breakpoint switch is set, and whether Overflow is set.
- 2.29 In the Special Internal and Special System Test modes, SKS tests signals of special configuration as the specific system requires.

2.30 COMMUNICATION CHANNEL INPUT/OUTPUT

2.31 GENERAL INFORMATION

- 2.32 SDS Communication Channels provide fully buffered, input/output control and transmission, multiplexed or simultaneous with computation. Up to four data channels can connect to the central processor, all operating independently of each other.
- 2.33 Each channel can control as many as 30 input/output devices and automatically handles character, word assembly and disassembly, input/output parity detection and generation, data transmission to and from memory, and End-of-Transmission detection.
- 2.34 All channels are bi-directional and can communicate with 6-bit character devices or word devices of up to 24-bits. In the case of character-oriented devices, the program specifies the number of characters to be contained in each word during the transmission.
- 2.35 A channel buffer assembles and disassembles data words as they are transmitted between core memory and the peripheral equipment. The buffer maintains control of operations such as characters per word transmitted and direction of peripheral operation (as in magnetic tape forward/reverse).
- 2.36 A Buffer Control mode EOM sets up the channel buffer for operation. The execution of this EOM sets the operation controls, places the unit address in the buffer, and initiates data assembly/disassembly. The presence of the unit address activates the buffer, causing it to look for data coming from the peripheral device or from memory, as determined by the unit address.
- 2.37 When in use, a channel interlace controls the transfer of the data words going through the associated channel buffer. This interlace supplies the memory address of data coming from or going to memory and maintains the word count determining the number of words transferred. The terminal interrupts,

End-of-Record and Zero Word Count, come from the interlace and are under its control. The interlace controls input/output termination functions during interlaced operation.

- 2.38 Two EOM instructions and a POT instruction alert and set up a channel interlace. The first EOM alerts the interlace, that is activates the interlace and instructs it to expect a word count and starting address to be sent to it by the POT instruction. The second EOM is an Input/Output mode EOM that specifies the interrupt and the terminal function to be used. This EOM also can specify a 15th address bit and five more high-order word count bits expanding the word count from 10-bits to 15. This sequence is written: EOM (Alert), EOM (I/O), and POT. When the channel buffer is being set up at the same time, the buffer control EOM can alert the interlace. When the buffer is already set up, during a continuing I/O operation, the programmer may use the I/O EOM, ALERT CHANNEL (00250000), to alert the interlace.
- 2.39 When the programmer does not desire to program the Extended Mode with the input/output terminal functions, interrupts, and additional count or address, only the EOM (Alert) and the POT are necessary to set up the channel interlace (Compatible mode).
- 2.40 In the Extended Mode, the four channels are programmed in the same way.
- 2.41 The Time-Multiplexed Channels use the memory logic of the central processor to facilitate input and output of data words. The transfer of each word between a time-multiplexed channel buffer and memory requires two memory cycles. During this time, computation stops in the central processor. Priority for the use of the word input/output logic is in the order: Channel D, C, Y(B), W(A). Any Time-Multiplexed Channel operating with interlace has priority over the central processor for memory access.

2.42 COMMUNICATION CHANNEL DESCRIPTION

2.43 Up to 30 peripheral devices may be connected to one channel. Each of these devices has a unique, two-digit, octal address by which it is selected for an input/output operation. To select the peripheral device, the program loads the proper unit address into the 6-bit Unit Address Register (UAR) in the channel buffer. This address selects both the device and, if appropriate, the function to be performed. Placing a non-zero unit address in the Unit Address Register "connects" the peripheral unit addressed to the channel and it becomes "active". When the UAR contains a zero address, or any time that a terminal or initial condition clears the contents of UAR, the channel is "inactive." The zero

in UAR also means that it is not connected to a peripheral unit


2.44 When the channel and the peripheral unit to be used have been connected, the channel must have information pertaining to the location in memory of the data to be transmitted or received and pertaining to the number of data words in the transfer.

2.45 TIME-MULTIPLEXED CHANNEL REGISTERS


2.46 In the Time-Multiplexed Channels W (A) through D, there are two registers important to the programmer, the Word Assembly Register (WAR) and the Single-Character Register (SCR). The WAR, a 24-bit, word-sized buffer, contains the word of data actively being received or transmitted during an input or output operation. During input, 6-bit characters (plus parity) enter the Single-Character Register where the channel buffer assembles them, one at a time, into the WAR. Then the completed word is placed in memory. Depending on the number of characters per word specified, the word assembled and placed in memory during input has the form:

Word in Memory

One character per word mode




Two characters per word mode



Three characters per word mode



Four characters per word mode



- 2.47 The unfilled character positions contain unpredictable data. When assembled during a one-word operation, a WIM (AIM) instruction places the word into memory. Under interlace control, the interlaced channel automatically places the word in memory when assembled.
- 2.48 When the end of an information record is detected by a buffer, the buffer automatically disengages from

the device and is then "ready" for another operation. The buffer logic is reset, except that the state of the error indicator is maintained and the last word of the input is still in the word register. If the number of characters in the input record was not a multiple of the number of characters assembled into each computer word, then zeros are automatically forced into the least significant positions of the last word. This last word can then be stored in memory by a BUFFER INTO M WHEN READY WIM (AIM) or YIM instruction after the buffer has disengaged. If the number of characters in the input record was a multiple of the number of characters assembled into each computer word, then the word remaining in the W buffer is either the last group of characters from the input device, if they were not previously transferred to memory by a BUFFER INTO M WHEN READY WIM (AIM) or YIM, or zeros if the last group of characters had been transferred to memory. In either case, it is safe to issue one such instruction after the buffer has disengaged without "hanging up" the computer.

2.49 During output, words come from memory into the WAR where the channel buffer disassembles them into the SCR one 6-bit character at a time. Depending on the characters per word mode specified, the 6-bit characters within the word are output as follows:

Function

Mode

Output one character from bits 0 through 5

Output two characters from bits 0 through 5, 6 through 11

Output three characters from bits 0 through 5, 6 through 11, 12 through 17


Output four characters from bits 0 through 5, 6 through 11, 12 through 17, 18 through 23 Four characters per word

2.50 As required, the characters are transferred into the One Character Register and output with generated parity. After each character transfer, the word in the WAR is shifted left six bits to be ready for the next transfer. Only those characters needed from each word are used; when required, a new word is brought to the WAR for the next character. For special applications a Time-Multiplexed Channel may be equipped with a

12- or 24-bit One Character Register. The external device which has a character size greater than 6-bits specifies to the channel what its size is, 12- or 24-bits. Standard 6-bit devices are unaffected by the installation of a wider SCR.

2.51 Interlace Registers


- 2.52 A channel interlace contains two working registers, the Word Count Register (WCR) and the Memory Address Register (MAR). In the set-up sequence -- EOM, EOM, POT -- for an interlaced input/output operation, the POT instruction transmits to the interlace a data word made up of the word count (that is, length) and the starting address of the data block. The 15-bit Word Count Register (WCR) contains the data word count during a data transfer. The number of data words is decremented by one and the new count replaces the old one in the WCR for each word transmitted.
- 2.53 The count is assembled into the WCR from two places: the least significant 10-bits is from the "POTed" word and the most significant 5-bits is from the "HI COUNT" field of the second EOM. The form of the "POTed" word is:



- 2.54 When the word count is equal to zero, the transmission is complete. During output, this causes a termination; during input, the interlace allows any further data to fill the channel buffer and generates the End-of-Word interrupt, if enabled.
- 2.55 The Memory Address Register (MAR) contains the starting destination or source address in memory of the transmitted data. The memory locations to or from which data words are to be transmitted enter the MAR at the same time the word count does. During transmission of data, the interlace increments the contents of the MAR after each word as it decrements the contents of the WCR. These two registers provide the interlace control of block transmissions. The high-order 15th address bit comes from the second EOM, also.

2.56 COMMUNICATION CHANNEL PROGRAMMING

2.57 The ENERGIZE OUTPUT M (EOM) used in the Buffer Control mode addresses and connects the specified Channel W (A), Y (B), C, or D, and selects the desired unit address. The detailed instruction format is:




Bit Designation	Octal Position	Octal Value	Function
B1	00	2	Bit positions 1 and 17 specify the channel to be activated.
B2	O5	1	Channel W (A) is numbered 00, channel Y (B) is 01, channel C is 10, and channel D is 11.
02	O1-2	02	Bit positions 3 through 8 contain 02, the instruction code for EOM.
I/N	О3	4	A 1-bit in position 9 alerts the buffer interlace.
00	O3	0	Bit positions 10 and 11 contain the EOM mode indicator for the Buffer Control mode.
F/R	O4	4	Bit position 12 specifies the direction in which the peripheral device will operate. A "0" specifies the forward direction. A "1" specifies the reverse direction.
L/N	O4	2	Bit position 13 specifies whether the device should be started with a leader as in paper tape. A "0" specifies a start with leader. A "1" specifies a start without leader.
D/B	O4	1	Bit position 14 specifies the mode of character format. A "0" specifies BCD format. A "1" specifies Binary format.
C/W :	O5		Bit positions 15 and 16 specify the number of characters to be assembled into, or disassembled from, each transmitted word. One character per word is specified by 00, two by 01, three by 10 and four by 11.
UNIT	O6 - 7		Bit positions 18 through 23 specify the unit and the function to be performed with that unit.

2.58 STANDARD EOM CHANNEL INSTRUCTIONS

2.59 Several EOM function configurations have standard uses. These have standard, assembler-type mnemonics and are separate instructions.


2.60 ALERT CHANNEL (ALC)



2.61 ALC alerts the channel interlace. This instruction does not disturb the channel buffer in any way. ALC has no effect on W or Y Buffers without interlace. The channel Alerts are:

Mnemonic	Alert Channel	Instruction
ALC 0	W (A)	0 02 50000
ALC1	Y (B)	0 02 50100
ALC 2	С	2 02 50000
ALC 3	D	2 02 50100


2.62 DISCONNECT CHANNEL (DSC)



2.63 DSC disconnects the channel. It unconditionally sets the Unit Address Register to 00 regardless of whether the channel is currently addressing a device. This instruction disconnects any device which may be connected to the channel. It also unconditionally makes the channel Ready (Inactive) and clears the Error indicator.

Mnemonic	Disconnect Channel	Instruction
DSC 0	W (A)	0 02 00000
DSC 1	Y (B)	0 02 00100
DSC 2	С	2 02 00000
DSC 3	D	2 02 00100

2.64 ALERT TO STORE ADDRESS FROM CHANNEL (ASC)



2.65 ASC alerts an interlaced channel so the PIN instruction that follows can store the contents of the Memory Address Register. This instruction does not affect the operation of the channel.

Bit Positions

2.66 ASC is always used in conjunction with PIN to determine the current status of a peripheral operation being performed by the selected channel. The two instructions are written together:

ASC n


PIN m, x

2.67 When the program executes these two instructions, the contents of the effective memory location designated by the PIN instruction are:

Contents

0 through 8	Zero					
9 through 23	Contents of channel's Memory Address Register					
Mnemonic	Channel	Instruction				
ASC 0	W (A)	0 02 12000				
ASC 1	Y (B)	0 02 12100				
ASC 2	С	2 02 12000				
ASC 3	D	2 02 12100				

2.68 TERMINATE OUTPUT OF CHANNEL (TOP)



- 2.69 When the last word of a block enters the channel, TOP terminates channel output. After the execution of this instruction, the following occurs. When the channel buffer delivers the last character to the peripheral device, the buffer disconnects.
- 2.70 TOP always terminates a non-interlaced channel output operation. It may be used with all communication channels if the particular function selected is terminal function 11 but no further data output is required.

Mnemonic	Terminate Output on Channel	Instruction
TOP 0	W (A)	0 02 14000
TOP 1	Y (B)	0 02 14100
TOP 2	С	2 02 14000
TOP 3	D	2 02 14100

2.71 COMPATIBLE/EXTENDED INPUT/OUTPUT MODES

- 2.72 The termination of an I/O operation and the interrupts that may be associated with that termination fall into two classes: Compatible and Extended. The choice of one of these two "modes" of input/output operation determines how the system behaves when the termination of an I/O operation occurs.
- 2.73 Interrupts occurring at the same level (e.g., location 30, 31, etc.) can have difference names (e.g., Count Equal Zero and End-of-Word). These names reflect the different I/O mode in operation when the interrupt occurs. The differences include the timing of interrupt occurrence relative to the I/O operation and type of interrupt requested.
- 2.74 The Compatible mode of operation for channels W (A), Y (B), C, D is directly compatible with the SDS 900 Computer series modes of I/O operation. The types of interrupts that can be requested are the End-of-Word and End-of-Transmission interrupts.
- 2.75 The Extended mode for all channels expands the I/O capabilities to include the "terminal functions" discussed below. The types of interrupts that can be requested are the Count Equal Zero and End-of-Record interrupts.
- 2.76 The I/O mode is selected in the Input/Output EOM via bit 12, the Interrupt Arm bit. A 0-bit makes the system operate in the Compatible mode; a 1-bit sets the system in the Extended mode.
- 2.77 In particular, the Interrupt Arm (IA) bit determines whether any of the Extended functions operate; that is, a "0" in IA means that the other Extended mode controls, bits 13, 14, 15 and 16, have no effect.

2.78 INPUT/OUTPUT CLASS EOM

2.79 The Input/Output EOM selects the I/O operation mode. When the Extended mode is selected, this EOM also selects (arms) which interrupts are to be operational and selects the desired terminal function. This EOM applies to channels W (A), Y (B), C, and D.

0	В1	0	02,	/06	0	0	ı	I A	E R	Z C	F	С	В2	Α	HI	Count
0	1	2	3	8	9	10	ΙÍ	12	13	14	15	16	17	18	19	23
	0)	01	Ο2		O3	}		0	4		0	5		Ο6	07

Bit Designation	Octal Position	Octal Value	Function	Bit Designation	Octal Oc Position Va		Function
0			Bit positions 0 and 2 are not used with this EOM.	ZC		1	Bit position 14 controls the arming of the Zero Word Count interrupt.
B1 B2	O0 O5	2	Bit positions 1 and 17 specify the channel.				A 1-bit arms the interrupt. A 0-bit disarms the interrupt.
02/06	01-02	02	Bit positions 3 through 8 contain 02/06, the instruction code for EOM.	FC	O5		Bit positions 15 and 16 specify the terminal condition function to be
01	O3	1	Bit positions 10 and 11 contain the EOM indicator for the Input/Output				performed with the trans- mission.
IA	O4	4	control mode. Bit position 12 selects the	Α			Bit position 18 is the high-order address bit.
IA	O4	4	mode of I/O operation. A "0" specifies the Compatible mode. The operation of bits 13, 14, 15, and 16 are disallowed. Channels W (A), Y (B), C and D operate in this mode which is completely SDS 900 series compatible. If interrupts are required, the user enables the Interrupt System, thus enabling and arming the End-of-Word and End-of-Transmission interrupts. A "1" specifies the Extended mode. All channels can operate in this mode. This allows the use of bits 13, 14, 15, and 16. If interrupts are required, the user arms the associated ones by placing 1-bit in bits 13 and/or 14. The "terminal function" to be used is selected via bits 15 and 16.	fol 1. 2.	I-bit in 13 and lowing: Arms that int complete I/C necting this content interrupt. Once armed the interrupt disabled by the feature of the If a channel is mode I/O interrupt levels that is disabled interrupt levels that is when its priority in the Its priority in	NOT md/or rerrupt oper chann by bit can be the Ente gener terrup ed, the el goe the p interru s to th rity a	It does the It during this ration; discon- el disarms the Its 13 and/or 14, the enabled or able/Disable rrupt System. The ates an extended the while the system designated the state of the Waiting program again the system, the me Active state llows.
ER		2	Bit position 13 controls the arming of the End-of-Record interrupt. A 1-bit arms the interrupt.	2.81 A 2-b controls the the extended	it function co termination o d mode. Thes	ode in of inpu se fun	the Input/Output EOM ut/output operation in ctions are described

A 0-bit disarms the

interrupt.

below with the letter C representing the specified word

count of the transmission.

2.82 INPUT/OUTPUT OF A RECORD AND DISCONNECT (IORD)

2.83 Input

2.84 Read C words. If C equals zero before the Endof-Record is detected, the rest of the record is ignored. At the End-of-R cord, the peripheral device is disconnected and the channel becomes inactive.

2.85 Output

- 2.86 Write C words. When C equals zero, output is terminated (i.e., the device is signaled that the last characters have been transmitted). When the peripheral device has generated the end of record and, if necessary, checked the validity of the record, it sends an End-of-Record response to the channel buffer. When received by the buffer, the End-of-Record signal generates an End-of-Record interrupt (if armed) and disconnects the channel.
- 2.87 The line printer generates the End-of-Record response when it completes the printing of a line. If the printer encounters any print errors or faults, it sends a signal to the channel that sets the channel error indicator; this can occur since the printer has not disconnected from the channel. The IORD is useful when the program is to print several lines and the program is not otherwise to use the channel between lines. When the printer completes each line, it causes an End-of-Record interrupt (assumed to be armed), notifying the program that it can immediately transmit the next paper control instruction and the next line image.
- 2.88 The unbuffered card punch operates similarly. It generates the End-of-Record response after punching each row. If any faults occur during the punching of the entire card, the card punch sends a signal to the channel that sets the channel error indicator; this occurs after punching the last row (row 9).

NOTE

A program should not use IORD with devices that do not have End-of-Record conditions on input (e.g., typewriter) or generate End-of-Record responses upon output termination, (e.g., devices such as the paper tape punch and typewriter). These devices do terminate output but give the program no indication when they receive the last characters.

2.89 INPUT/OUTPUT UNTIL SIGNAL THEN DISCONNECT (IOSD)

2.90 Input

2.91 Read C words. When C equals zero or when the End-of-Record is encountered, the device is disconnected and the channel becomes inactive. If the channel disconnects because of a zero count, an EOR interrupt (if armed) will be generated in addition to the count equal zero interrupt. If both are armed, C=0 will occur first.

2.92 Output

2.93 Write C words. When C equals zero and when the last character has been transmitted, the channel disconnects the device and becomes inactive. If an End-of-Record signal is received before the count reaches zero, the channel will disconnect immediately.

NOTE

The IOSD is designed for use on devices which are normally operated on the basis of the word count only. Typewriters and paper tape devices are of this type, as are the printer and card punch when the user does not wish to stay connected until the operation is complete.

2.94 INPUT/OUTPUT OF A RECORD AND PROCEED (IORP)

2.95 Input

- 2.96 Read C words. If the channel counts C down to zero before the peripheral device encounters the Endof-Record (EOR), the channel ignores the rest of the record (to the End-of-Record). When the peripheral device sends the End-of-Record signal to the channel, the channel sets its End-of-Record Indicator; this signal sets the End-of-Record interrupt (if armed). The channel does not disconnect. The channel is now in an "Inter-record" condition.
- 2.97 When the peripheral device is magnetic tape, the tape continues to move when the tape handler encounters the End-of-Record. The End-of-Record occurs when the tape read-heads encounter tape gap; this also causes a Tape Gap signal to "come high". If the program executes a new read tape or scan tape EOM during the inter-gap time (approximately one millisecond while the Tape Gap signal is high), the tape remains in motion and proceeds to read or scan the next record.

If the program executes no such EOM before the Tape Gap signal drops, the channel disconnects and the tape comes to a stop. No additional interrupt occurs. This is the only condition that causes a channel to disconnect automatically.

2.98 All other input devices remain connected until the program takes further action. The paper tape reader remains in motion; the program should issue a "disconnect channel" instruction if the program is not reading any more tape. To proceed after the End-of-Record occurs, the program first executes a Buffer Control mode EOM to re-initialize the Channel Unit Address Register and then reloads the interlace portion of the channel (the program can alert the Interlace via the Buffer Control EOM). Otherwise, the channel immediately terminates any attempt to use its interlace portion since the channel is aware that it is still active and in the End-of-Record condition. When the program continues from an Inter-record condition, the program should use an extended mode terminal function. An IORP should not be used to read devices which do not have EOR signals (e.g., the typewriter and paper tape punch).

2.99 Output

- 2. 100 Write C words. When the channel interlace counts C down to zero, the Interlace notifies the channel buffer that it has received the last word that is to be output; when the buffer outputs this last word, it sends a signal to the connected peripheral device indicating that the device has the last word now. When the peripheral device "receives, outputs and checks the validity of" this last word, it sends an End-of-Record response to the channel buffer. When received by the buffer, the End-of-Record signal generates an End-of-Record interrupt (if armed) and sets the Inter-record indicator; the channel does not disconnect.
- 2. 101 When the peripheral device is magnetic tape, the tape continues to move after it signals End-of-Record. As in reading tape, the signal causes the Tape Gap signal to come high. If the program executes a new write tape or erase tape EOM during the inter-gap time (approximately one millisecond), the tape remains in motion and proceeds to write or erase a new record. If the program executes no such EOM before the Tape Gap signal drops, the channel disconnects and the tape comes to a stop. No interrupt occurs at this time. This is the only condition which causes a channel to disconnect automatically.
- 2. 102 To proceed after the End-of-Record occurs, the program first executes a Buffer Control mode EOM to re-initialize the Channel Unit Address Register and then reloads the interlace portion of the channel (the program can alert the Interlace via the Buffer Control

- EOM). Otherwise, the channel immediately terminates any attempt to use its interlace portion, since the channel is aware that it is still active and in the End-of-Record condition. When the program continues from an Inter-record condition, the program should use an extended mode terminal function.
- 2. 103 A program should not use IORP with devices that do not generate End-of-Record responses upon output termination; such devices are paper tape and typewriter. These devices do terminate output but give the program no indication when they receive the last characters.
- 2. 104 The IORP should also not be used with the printer and card punch since these devices expect the channel to disconnect after they send EOR.
- 2. 105 INPUT/OUTPUT UNTIL SIGNAL THEN PROCEED (IOSP)

2.106 Input

- 2. 107 Read C words. If the channel counts C down to zero before the peripheral device encounters the Endto-Record, the channel generates a Count Equals Zero interrupt (if armed). The program should reload the interlace portion of the channel to continue reading the record. As far as the peripheral device knows, nothing happens at this time. Failure to reload the Interlace before the peripheral device sends enough characters to overfill the channel buffer causes a rate error; this sets the channel error indicator.
- 2. 108 When the peripheral device encounters the End-of-Record, IOSP operates identically like the IORP command.


2.109 Output

- 2.110 Write C words. When the channel counts C down to zero, the channel generates a Count Equals Zero interrupt (if armed); the channel does not terminate output. The program should reload the interlace portion of the channel to continue writing in the same record. Failure to reload the Interlace before the buffer transmits all of the characters in its registers and before the peripheral device requests the next character from the buffer results in a rate error; this sets the channel error indicator.
- 2.111 If the program executes a TERMINATE OUTPUT (TOP) instruction after the channel has counted C down to zero, the channel terminates the output and operates identically like the IORP from this point on.

2.112 CHANNEL AND DEVICE SKS

2.113 The Channel and Device Test mode SKIP IF SIGNAL NOT SET (SKS) tests the indicators in a channel as well as devices attached to it. To test the channel, use unit address 00. The instruction format is:

2.114 CHANNEL TESTS




Bit Designation	Octal Position	Octal Value	Function
40(20)	01-02	40(20)	Bit positions 3 through 8 contain 40(20), the SKS instruction code.
01	O3	1	Bit positions 10 and 11 contain the mode selection.
C1 C2 C3	O3 O0 O5	4 2 1	Bits C1, C2, C3 used as an octal address, specify the channel to be tested. Channel W (A) is 0, chan- nel Y (B) is 1, and so on.
R			Test for ready. A 1-bit selects the test. Skip if Ready or Inactive.
C	04	2	Test if indicator for Word Count Equal to Zero is set. A 1-bit selects the test. Skip if word count zero.
Е		1	Test for error indicator reset. A 1-bit selects the test. Skip if no error.
I ·	O5	4	Test for Inter-record condition.
00			Bit positions 18 through 23 are zero to specify a channel test. Each of these tests causes a skip when the test condition is true.

2. 115 STANDARD SKS INSTRUCTIONS

2. 116 Several SKS function configurations have standard uses. These have standard, assembler-type mnemonics and are always used as shown.

2.117 CHANNEL ACTIVE TEST (CAT)



2.118 If the channel is ready to accept a new input/output instruction, the computer skips the next instruction in sequence and executes the following instruction. If the channel is active, or in the process of disconnecting a peripheral unit, the computer executes the next instruction in sequence.


Mnemonic	Channel Active Test	Instruction
CAT 0	W (A)	0 40(20) 14000
CAT 1	Y (B)	0 40(20) 14100
CAT 2	С	2 40(20) 14000
CAT 3	D	2 40(20) 14100

2.119 The following SDS 900 series compatible instructions make the identical test as the above instructions on channels W and Y;

BRTW	0 40 21000	W BUFFER READY TEST
BRTY	0 40 22000	Y BUFFER READY TEST

2. 120 The indicator that CAT tests is reset only by the next EOM that connects and alerts the same channel.

2. 121 CHANNEL ERROR TEST (CET)



2.122 CET tests the error indicator in the channel for being in the set condition. If the error indicator has not been set, the computer skips the next instruction in sequence and executes the following instruction. If the error indicator has been set, the computer executes the next instruction in sequence.


Mnemonic	Channel Error Test	Instruction
CET 0	W (A)	0 40(20) 11000
CET 1	Y (B)	0 40(20) 11100
CET 2	С	2 40(20) 11000
CET 3	D	2 40(20) 11100

2.123 The following SDS 900 series compatible instructions make the identical test of channels W and Y:

BETY	0 40 20020	Y BUFFER ERROR TEST
BETW	0 40 20010	W BUFFER ERROR TEST

2. 124 The indicator that CET tests is reset only by the next EOM that connects and alerts the same channel.

2. 125 CHANNEL ZERO COUNT TEST (CZT)



2. 126 CZT tests whether the contents of the Word Count Register in the channel have been reduced to zero. If the contents of WCR are zero, the computer skips the next instruction in sequence and executes the following instruction. If the contents of the WCR are non-zero, the computer executes the next instruction in sequence.

Mnemonic	Channel Zero Count Test	Instruction
CZT 0	W (A)	0 40(20) 12000
CZT 1	Y (B)	0 40(20) 12100
CZT 2	С	2 40(20) 12000
CZT 3	D	2 40(20) 12100

2. 127 The indicator that CZT tests is reset only by a POT instruction to set up the word count and data address in the same channel.

2. 128 CHANNEL INTER-RECORD TEST (CIT)

	SKIP IF INTER-RECORD INDICATOR IS SET								
	Х	40	(20)		1	10X00	1		
0	2	3	8	9				23	

2. 129 CIT tests the Inter-record indicator in the selected channel. If the Inter-record indicator is set, the computer skips the next instruction in sequence and executes the following instruction. If the indicator is reset, the computer executes the next instruction in sequence.

Mnemonic	Channel Active Test	Instruction
CIT 0	W (A)	0 40(20) 10400
CIT 1	Y (B)	0 40(20) 10500
CIT 2	С	2 40(20) 10400
CIT 3	D	2 40(20) 10500

2.130 The Inter-record indicator is set only during extended mode operation when using a Proceed Function; the indicator is set for an inter-record or zero count condition. The indicator is reset by the next alert and connect EOM.

2.131 DEVICE TESTS

Unit Address 06-07

2. 132 The SKIP IF SIGNAL NOT SET (SKS) below, used in the Channel and Device Test mode, tests the condition of the peripheral devices in the system directly. The peripheral device sections contain the individual instruction descriptions.

$0 \begin{vmatrix} C \\ 2 \end{vmatrix} 0 \begin{vmatrix} 4 \end{vmatrix}$	0(20)	0 1	Unit Tests C Unit 3 Address
0 1 2 3 00 01		9 10 11 1 O3	2 16 17 18 23 O4 O5 O6 O7
Bit Designation	Octal Position	Octal Value	Function
C1	О3	4	Bit positions 9, 1, and 17 are used as an octal digit to specify the channel.
C2	O0	2	Channel W (A) is 0, channel Y (B) is 1, and so on.
C 3	O 5	1	
40(20)	01-02	40(20)	Bit positions 3 through 8 contain the SKS instruction code.
01	О3	1	Bit positions 10 and 11 contain the mode selection.
Unit Tests	04-05		Bit positions 12 through 16 select the particular test and are system dependent.


Bit positions 18 through 23

specify the unit address.

2. 133 <u>SINGLE-WORD DATA TRANSFER VIA</u> CHANNELS W (A) AND Y

2. 134 INSTRUCTIONS


- 2. 135 Channels W (A) and Y can be programmed as single-word input/output buffers. Data transfer is performed under direct program control or with the aid of the interrupt system. Interlace is not used with these instructions.
- 2.136 The following two instructions perform data transfer using channel W.
- 2. 137 MEMORY INTO CHANNEL W WHEN EMPTY (MIW)



- 2. 138 MIW transfers the contents of the effective memory location into the channel W word buffer. If necessary, the central processor "hangs up" until the buffer is empty and ready to accept the data word.
- 2. 139 The W buffer must be connected to the desired peripheral device by a previous "connect" EOM instruction that selects the buffer, the unit address, and all appropriate control functions.
- 2. 140 CHANNEL W INTO MEMORY WHEN FULL (WIM)


R	X	0		32		I			М		
0	1	2	3		8	9	10	1		1	23

- 2. 141 WIM transfers contents of the channel W word buffer into effective memory location. If necessary, the central processor "hangs up" until the buffer is full and ready to deliver the data word.
- 2. 142 MEMORY INTO CHANNEL Y WHEN EMPTY (MIY)




2. 143 MIY transfers the contents of the effective memory location into the channel Y word buffer. If necessary, the central processor "hangs up" until the buffer is empty and ready to accept the data word.


2. 144 CHANNEL Y INTO MEMORY WHEN FULL (YIM)



- 2. 145 YIM transfers the contents of the channel Y word buffer into the effective memory location. If necessary, the central processor hangs up" until the buffer is full and ready to deliver the data word.
- 2. 146 MEMORY INTO CHANNEL A WHEN EMPTY (MIA)



- 2.147 The contents of the effective memory location are transferred into the channel A word buffer. The central processor "hangs up" until the buffer is empty and ready to accept the data word.
- 2. 148 CHANNEL A INTO MEMORY WHEN FULL (AIM)



2.149 The contents of the channel A word buffer are transferred into the effective memory location. The central processor "hangs up" until the buffer is full and ready to deliver the data word.

2. 150 SINGLE-WORD OPERATIONS

- 2. 151 The single-word buffer operations are used in two ways. Data words transfer between the channel and memory under direct program control. The "connect" EOM and the input or output channel instruction are in sequence and the computer "hangs up" until the buffer is ready to perform the transfer. This delay is usually due to buffer tie-up while the buffer is actively transmitting or receiving the previously requested data word.
- 2. 152 Use of the priority interrupt system eliminates the tie-up of the central processor. The interrupt system allows the program to connect the device to be used in the transfer, to enable the interrupt, and then to continue processing in the main program. When the buffer is ready to receive from, or transfer to, memory, the End-of-Word interrupt to the corresponding interrupt location notifies the program that the buffer is Ready. A service routine entered via a BRANCH AND MARK PLACE (BRM) instruction in the appropriate interrupt

location processes the interrupt. This routine contains the instruction (MIW or WIM, for example) that can execute immediately without computer tie-up.

2. 153 During single-word operations, a parity error or incorrect timing error sets the buffer error indication in the channel. The incorrect timing error occurs when characters enter the buffer during input before the removal of the previous word; during output, buffer error indication occurs if characters are needed for output before the buffer receives the next word. The transmission does not terminate upon detection of any of these errors.

2. 154 The interrupt system can detect an End-of-Record termination. During output, use of TERMINATE OUT-PUT (TOP) after the final MIW (MIY) causes an interrupt to the appropriate End-of-Transmission location when that final data word has been processed by the buffer. This interrupt takes the place of the End-of-Word interrupt; the End-of-Transmission condition inhibits the End-of-Word interrupt. During input, the End-of-Transmission interrupt is sent to the End-of-Transmission location when the End-of-Record is detected. During input from devices which do not generate an End-of-Record, an EOM disconnects (DSC) the channel to terminate the transmission. This termination generates no End-of-Transmission interrupt.

SECTION III THEORY OF OPERATION

3.1 GENERAL

- The TMCC communicates with an external system or device by means of a shift register utilizing 6, 12, or 24-bit characters plus a parity bit. The maximum character size depends on the optional registers that may be installed. In TMCC Models 922XX, the character length is fixed at 6, 12, or 24 bits and can not be varied from one size to another. However, TMCC Models 932XX having the larger character length options may be switched from one size to another under control of the external system. The length is selected through activation of one of the character size control lines. External devices may activate these lines as necessary but if none are activated the TMCC assumes 6-bit characters. The rate of information transfer is determined by a clock signal from the external device. For both input and output, the TMCC slaves itself to the clock frequency of the device up to the TMM maximum data rate of two machine cycles per character.
- 3.3 The TMCC communicates with the computer by means of a 24-bit shift register which transfers words, an octal group at a time, between the TMCC and the computer C Register. The TMCC thus has two registers for data storage. These provide the means to assemble input characters into words or disassemble words into output characters. The number of characters per word is under program control but is limited to a maximum of four 6-bit characters, two 12-bit characters, or one 24-bit character.
- 3.4 Information may be input or output by executing an instruction for each word (channels W (A), or Y, only). The instruction may be given in advance of the time it is needed, in which case the computer remains idle until the channel is ready. Or the computer interrupt system may be employed so that the channel can call for an instruction when it is ready to use it. This allows the computer to continue with other computations when not actually engaged in the input/output (I/O) process.
- 3.5 An optional interlace feature may be installed in the TMCC to facilitate I/O operations with fewer instructions. The interlace logic allows a program to designate to the TMCC how many words are to be transferred and the memory location of the first word. Then, without further instructions, the TMCC can assemble or disassemble the number of words specified and timeshare with the computer each time it is ready to transfer a word to or from memory. The I/O process may thus be interlaced with computation or with similar I/O operations on other channels.

3.6 Figure 3-1 is a block diagram of the TMCC. As indicated on the figure, the principal parts of the TMCC are the Character Buffer, Word Assembly Register, Unit Address Register, Word Counter, and Address Counter.

3.7 CHARACTER BUFFER

3.8 Depending on the option, the Character Buffer is a single character storage register of 6, 12, or 24 bits. It is implemented with S-R type flip-flops connected in a series-parallel manner so shifting takes place in octal groups (i.e. three bits in parallel). Transfer of data between the Character Buffer and an external system is entirely parallel for the whole character whether it be input or output.

3.9 WORD ASSEMBLY REGISTER

3. 10 This register is also connected in series-parallel to allow shifting in octal groups. It is composed of three parallel registers of eleven flip-flops each. The register includes twenty-four flip-flops to store a complete word plus additional flip-flops on the ends of each series string to allow for timing considerations. The Word Assembly Register is implemented with flip-flops connected in such a manner that continuous recirculation occurs.

3.11 UNIT ADDRESS REGISTER

3. 12 The 6-bit address code to select a specific peripheral device is set-up in the Unit Address Register. The register is composed of five flip-flops whose outputs are sent to the peripheral unit for decoding. A sixth flip-flop, associated with the Unit Address Register, is also set-up at the same time to signal the external device whether an input or an output is to take place.

3. 13 WORD COUNTER

3. 14 The Word Counter is part of the optional interlace equipment. It is a fifteen stage flip-flop counter used to store the number of words to be transferred during an interlaced I/O operation. With each word transfer, the counter is decremented by "one". (Actually, the complement of the count is incremented.)

3.15 ADDRESS COUNTER

3. 16 This counter is also part of the optional interlace feature. Its purpose is to store the address of the d memory location currently being accessed. Each time a word is taken from or sent to memory, the Address




Figure 3-1. Time Multiplexed Communication Channel With Interlace, Block Diagram

Counter is incremented by "one" to prepare for locating the next word.

3. 17 INPUT PROCESS

- 3. 18 A brief outline of a non-interlaced input process follows. The TMCC is initialized by an EOM instruction to set-up the address code of the peripheral device, to designate input or output, and specify the number of characters per word. When the address is decoded by a peripheral device, the device is activated and begins sending clock signals and data to the channel.
- 3. 19 Input clocks are synchronized with TMCC timing by clock counter flip-flops which detect the peripheral device clock, transfer the input data to the Character Buffer and cause the Word Assembly Register to circulate through the Character Buffer. Ordinarily the Word Assembly Register recirculates on itself but as each new input character is ready it circulates through the Character Buffer for one machine cycle to pick up the new character. A machine cycle is defined as eleven computer clock pulse periods.
- 3. 20 As each character is clocked in, the character counter (W7 W8) is decremented until the count reaches zero, signaling that a complete word has been formed. Depending on the particular channel (TMCC W (A) or Y) a WIM, AIM, or YIM instruction may be used to transfer the word from the TMCC to memory. When the instruction is executed, a word is shifted in octal groups from the Word Assembly Register to the computer C Register and then stored in the memory location specified by the effective address of the WIM, AIM, or YIM instruction.
- 3.21 To prepare for the next word, the Character Counter is reset to its original count which was designated by the initializing EOM instruction. Storage of the original count is accomplished by utilizing excess positions of the Word Assembly Register.
- 3.22 The input process may be terminated by another EOM instruction or by detection of an externally applied halt condition.

3. 23 OUTPUT PROCESS

- 3. 24 A non-interlaced output process is started in the same way that an input operation is initialized. A MIW (MIY or MIA) instruction can then be used to transfer words from memory to the Word Assembly Register via the computer C Register.
- 3. 25 Each time the external device sends a clock signal to the TMCC, it is detected by the Clock Counter.

At a certain point in the counter sequence, the device extracts information from the Character Buffer. At the end of the counter sequence, the Word Assembly Register recirculates through the buffer for one machine cycle. At the conclusion of the cycle, a new character is available in the Character Buffer awaiting the next clock. The Clock Counter also decrements the Character Counter. When it is decremented to zero, the last character of a word is in the buffer. By this time another MIW (MIY or MIA) instruction should be executed; or the instruction may be called for through the interrupt system. As with input, the Character Counter is reloaded between words from the Word Assembly Register.

3.26 The output operation is concluded by a Terminate Output EOM instruction.

3.27 Parity

3.28 During input, a parity flip-flop accepts the input parity bit and checks the character for odd parity. The same flip-flop is also used to generate the parity bit for output characters.

3.29 TMCC AND INTERLACE CONFIGURATION

3. 30 The theory of operation contained in this manual is applicable to all models of the Time-Multiplexed Communication Channels for the 925/930/9300 Computers. The operation is for the most part identical for all models. Those differences that do exist, however, are covered in the explanation where appropriate.

3.31 DETAILED DESCRIPTION

- 3. 32 Many portions of the TMCC logic are common to both input and output operations. Other portions of the logic are specifically related to input only, output only, or interlace only. The following logic description begins with the common logic functions.
- 3.33 Subsequent to the logic descriptions are the Glossary of Logic Term and the Logic Equations.

3.34 PULSE COUNTER

3. 35 The pulse counter consists of flip-flops Qr1, Qr2, Qr3, and Qr4. These flip-flops perform the same function for the TMCC that the pulse counter, Q1 through Q6, does for the central processor (CPU). The counter is included in the TMCC in addition to the counter in the CPU in order to avoid excessive delays and loading that would occur if all timing signals were obtained directly from the CPU. The Pulse Counter defines the pulse times, T8, T7, T6, T5, T4, T3, T2, T1 T0, Tr, and Tp needed for timing of all processes within the unit. Refer to table 3-1 for the Pulse Counter Truth Table.

Table 3-1. Pulse Counter Truth Table

	Qrl	Qr2	Qr3	Qr4
Тр	0	0	0	0
T8	1	0	0	0
T7	1	0	0	1
Т6	1	1	1	1
T5	0	1	1	- 1
T4	0	0	1	1
Т3	0	0	1	0
T2	1	0	1	0
Tl	1	1	1	0
ТО	0	1	1	0
Tr	0	0	0	0
Тр	0	0	0	0

3.36 It is logically impossible to set Qr2, Qr3, and Qr4 unless Qr1 has been previously set. Therefore, without the additional set signal provided by Tpc, the counter would soon reach the reset state of time Tr + Tp and then stop counting. However, Tpc, the Tp signal from the CPU, is used to advance the TMCC pulse counter from Tp to T8. Thus, both counters advance to T8 at the same time and both remain in synchronism. An examination of the logic also indicates that the two pulse counters will synchronize regardless of the turn-on state.

$$sQr1 = Tpc + \overline{Qr2} Qr3 \overline{Qr4}$$

$$rQr1 = Qr2$$

$$sQr2 = Qr1 \overline{Qr2} Qr4 (Qr4 + T0) + Qr1 Qr3$$

$$rQr2 = \overline{Qr1}$$

$$sQr3 = Qr1 Qr4$$

$$rQr3 = Qr3 \overline{Qr4} (Qr4 + T0)$$

$$sQr4 = Qr1 \overline{Qr3}$$

 $rQr4 = \overline{Qr1} \overline{Qr2}$

Only those pulse times or combinations of pulse times that are need for timing in the TMCC are decoded. For example:

$$T0 = \overline{Qr1} Qr2 \overline{Qr4}$$

$$T6 - T0 = Qr3$$

- 3. 37 In examining the pulse counter and the T0 decoding logic, it appears that the term (Qr4 + T0), as used on the inputs of Qr2 and Qr3, contains redundant logic. This is a result of logic mechanization and the redundant terms are not significant to the counter operation.
- 3.38 A TMCC pulse counter is associated with each W and C channel. The Y and D channels share the same pulse counters as the W and C channels, respectively. Other logic is shared in a similar manner by two channels and will be noted as each case arises.

3.39 INPUT/OUTPUT PROCESSING

3.40 When an EOM instruction of the form, EOM-0XXXX or EOM4XXXX, is executed to start an input or output process, a Buffer Control Signal, Buc, produces a clear signal, Wc, and a set signal, Ws. These two signals, Wc and Ws, permit initialization for the input/ output operation. The Unit Address and the Character Count are set up from the C-Register. The registers are first cleared by Wc and then set by Ws. Refer to figure 3-2.

Buc = Eom
$$\overline{C10}$$
 $\overline{C11}$ $\overline{C1}$ *

Wc = Buc $\overline{C17}$ (T6 + T5) + St + . . .

Ws = Buc $\overline{C17}$ (T3 - T0)

*C1 is used in place of $\overline{C1}$ for Channels C and D. Similarly, C17 and $\overline{C17}$ distinguish between the W and Y channels, or between the C and D channels.

(T6 + T5) and (T3 - T0) are decoded timing signals from the pulse counter. Frequent use is made of such pulse times throughout the manual without further explanation. The term C17 distinguishes enabling of the W channel rather than the Y channel. The combination of terms which make up the input of Buc indicate that the computer is in phase (Ø) 5 of the execution of an EOM Buffer Control instruction. The term, St, is produced by the start switch which may also be used to reset the TMCC. The register logic involved in the clear and set sequencing is:

Unit Address Register

5-bits provide 31 addressing codes and a disconnect code.




Figure 3-2. TMCC Information Flow Diagram, Input/Output (6 bit)

3.41 At the end of the Buc type instruction and during the last pulse time (T0) that Ws is on, the flip-flop, W4, is set on for three pulse times.

$$sW4 = Ws T0 + ...$$

 $rW4 = W4 T8 + ...$

During this time, W4 allows the contents of the character counter to be copied into the W-Register. The bit in W7 goes into Ww1 and the bit in W8 goes into Ww2.

$$Ww1 = W4 W7 (\overline{17 - 10}) + ...$$

 $Ww2 = W4 W8 (\overline{17 - 10}) + ...$

During this period, $\overline{W4}$ or timing singals inhibit the other inputs to the W-Register.

3.42 This process provides a means for the TMCC to remember the initial character count while using flipflops W7 and W8 to perform the actual count-down of the characters as each word is assembled on input or disassembled on output. As a word is processed, the original count is reloaded into the counter to get ready for the next word.

$$sW8 = W_{xx} W_{n2} (\overline{17 - 10}) \overline{W4}$$


 $sW7 = W_{xx} W_{n1} (\overline{17 - 10}) \overline{W4}$

The term Wxx is true during the transmission of a word being processed. Thus, in addition to its normal word handling functions, the W-Register provides storage of the character count for W7 and W8.

3.43 W-Register

3.44 The W-Register is a one word recirculating flip-flop register with additional flip-flops at the read and write ends. The Write input signals to the first flip-flops of the register are designated Ww-, the intermediate Read flip-flops are designated Wr- and these drive the last flip-flops which are designated Wn-. The n represents now.

3.45 During normal recirculation, the outputs of the n flip-flops are fed to the w inputs, which, in turn, feed the remaining serial shift circuits. There are a total of eleven stages in a recirculating loop, one for each pulse time of a machine cycle. Three recirculating loops are required to hold a 24-bit word. The first recirculating loop holds only the most significant bits of each of the eight octal digits in a word. The second recirculating loop holds the middle bits of the eight octals. The third recirculating loop holds the least significant bits of each of the eight octals. If the octal word 07030407 (000 111 000 011 000 100 000 111) were being held in the register, its bits at pulse time Tp would appear as follows:



At the next pulse time, T8, all bits would be moved one bit position to the right and for succeeding pulse times as the register recirculates. At the least significant pulse time, T7, the bits of the least significant octal digit are in their respective now flip-flops, Wn1, Wn2, and Wn3. At succeeding pulse times the now flip-flops present the corresponding octal digits. The additional positions beyond the eight octals of the register act as fill-in bits to satisfy logic timing requirements (so that a word is back in its original position after one machine cycle of 11 clock pulses) and are also used to store the character count. Normal recirculation is allowed by the following logic:

3. 46 The Character Register is composed of six, twelve, or twenty-four R-S type flip-flops. When shifting an input character from the Character Register into the W-Register or an output character from the W-Register to the Character Register, W4 is set for the period (T7-T0) of one machine cycle. This enables the gating of one character precession in the W-Register by causing the data in the W-Register to recirculate through the Character Register. Refer to figure 3-3.

$$Ww1 = W4 Wb1 (T7 - T0) + . . .$$

 $Ww2 = W4 Wb2 (T7 - T0) + . . .$

W×24




Figure 3-3. Precession Loop and Input Parity Checking Logic

Wx12 and Wx24 are signals derived from the peripheral device to select the 1/O character size. If the device does not designate a character size then $\overline{Wx12}$ and $\overline{Wx24}$ are true and Wx12 and Wx24 are false.

5

$$Ww3 = W4 \ Wb3 + ...$$

$$sRw1 = W4 \ \overline{Wxx} \ (T7 - T0) \ Wn1 + ...$$

$$rRw1 = W4 \ \overline{Wxx} \ \overline{Wn1} + ...$$

$$sRw2 = W4 \ \overline{Wxx} \ (T7 - T0) \ Wn2 + ...$$

$$rRw2 = W4 \ \overline{Wxx} \ \overline{Wn2} + ...$$

$$sRw3 = W4 \ \overline{Wxx} \ (T7 - T0) \ Wn3 + ...$$

$$rRw3 = W4 \ \overline{Wxx} \ \overline{Wn3} + ...$$

Wxx is a signal denoting that an MIW, WIM or Time Share operation is occurring.

- *Rx is always false for the C-channel. Another term, not shown allows Wxx to function in that channel only on an interlaced basis.
- **In Model 92200. See 05, Pw5 in the Glossary of terms.
- 3.47 The Time Share Operation is discussed beginning with paragraph 3.102. Since there are no WIM/MIW type instructions for TMCC-B, C, or D, Rx is always false for these channels.
- 3. 48 The timing signals (T7 T0) on the inputs of Wwl and Ww2 are necessary to prevent interference with the storage of the character count which was previously described. The character count does not precess but recirculates. This recirculation is allowed by:

$$Ww1 = \overline{W4} Wn1 (\overline{17} - \overline{10}) + \dots$$

$$Ww2 = \overline{W4} Wn2 (\overline{17} - \overline{10}) + \dots$$

3.49 During the input or output precession, the shift logic for the character register is as shown below. Depending on the 12- or 24-bit character option, all bits may not be installed.

$$sRw24 = W4 \overline{Rw24} Rw21 + ...$$

 $rRw24 = W4 Rw24 \overline{Rw21} + ...$

The shift inputs for Rw1, Rw2, and Rw3 are given in paragraph 3.46. The precession of characters is controlled by W4. When a WIM or MIW instruction is executed, Wf is set. Wf remains set until the count in W7 and W8 is 00.

$$sWf = Rx T0 Twy$$

$$rWf = \overline{W7} \overline{W8} W4 (T6 + T5)$$

Rx Pwy = Wxx which indicates a WIM or MIW instruction is occurring. Wf is later used to indicate to the computer when the W-Register is full on input or empty on output.

3.50 Two other flip-flops, W5 and W6, detect external device clocks (which may occur either before or after Wf is set). The clock Ecw is first detected by W6 as follows:

sW6 =
$$\overline{W5}$$
 Ecw T8 $\overline{\overline{W10}}$ $\overline{W11}$ $\overline{\overline{W12}}$ $\overline{\overline{W13}}$ $\overline{\overline{W14}}$
rW6 = W4 T0 + Wc

At the next T0 pulse after the device clock goes false, W5 sets allowing W6 to reset again. Setting of W5 inhibits further clock detection until the current clock is processed.

$$sW5 = \overline{W5} W6 \overline{Ecw} T0 + \dots$$

 $rW5 = W4 T0 + \dots$

Setting of W4 is interlocked with W5 and Wf to allow one precession of the W Register to take place after each external clock signal.

$$sW4 = W5 Wf T8 \overline{Wg} + ...$$

 $rW4 = W4 T0 + ...$

The term, $\overline{\text{Wg}}$, explained in detail in paragraphs 3-66 and 3-150) is assumed to be true at this time.

3.51 The equation for Wf contains $\overline{\text{W7}}$ $\overline{\text{W8}}$, indicating that precession is complete when the character count reaches 00. The count down is enabled by W4 and is accomplished by:

$$sW8 = W7 \overline{W8} W4 T0 + ...$$
 $rW8 = W8 W4 T0 + ...$
 $rW7 = W7 \overline{W8} W4 T0 + ...$

3.52 The foregoing discussion was limited to processes common to input and output operations. The interrupt

function, which allows the TMCC to signal the computer when it is ready to transfer a word to or from memory, was omitted. In subsequent paragraphs, features peculiar to input or output operation are discussed separately. Details concerning interrupt operation are included.

3.53 INPUT PROCESS (W9 true)

- 3.54 The characteristics of a typical input clock signal and its relationship to the input data and Clock Counter flip-flops are illustrated in figure 3-4. Examination of figure 3-4 indicates that if the data is to be sampled by W6 $\overline{\text{W5}}$ it has to be on by the time the clock, Ecw, returns to zero volts. Also, in order not to be read by the previous or next clock, the data may not come on until at least one machine cycle after the previous clock and must go off before the next clock appears.
- 3.55 Two detailed examples of the clock signal, Ecw, are illustrated in figure 3-5. To be assured of a timing pulse occurring during the on period (to set W6) and the off period (to set W5) of Ecw, each of these periods must be at least one machine cycle in length. This prescribes an input clock cycle of no less than two machine cycles. The clock rate must be somewhat slower than this for proper operation of W6, W5, and W4. Figure 3-5a illustrates two input clocks with timing such that the second clock is missed. Any clock rate slower than that illustrated in figure 3-5a would be satisfactory, however, a safety margin must be provided to compensate for noise and variations in waveshape and frequency.
- 3.56 The input frequency may be increased as illustrated in figure 3-5b if the clocks are interlocked within the peripheral device with W5 and W6 from the TMCC such that

In this case, only two machine cycles per input clock are needed. Some of the peripheral device couplers include this interlocking feature.

3.57 When a Buc type EOM instruction is executed to activate the TMCC for an input operation, the halt detector, Wh, is reset and the computer interlock flipflop, Wf, is set by the clearing signal, Wc.

$$Wc = Buc \overline{C17} (T6 + T5) + - - - sWf = Wc \overline{Wh} + ...$$

 $rWh = Wc (T6 + T5) + ...$

This prepares the Character Register to precess the first input character into the W- Register enabling W4 which gates Ww1, Ww2 and Ww3.

3.58 The Character Register and parity flip-flop are cleared originally and again between each input character by \$\overline{W9}\$ \$\overline{W5}\$ \$\overline{W4}\$. After processing the Buc type EOM instruction, the Character Register is ready to receive an input character and clock even though a WIM instruction is not immediately given. The input bits, Zw1 through Zw24 and the parity bit Zwp, are gated into the Character Register and the Parity Flip-Flop by \$\overline{W9}\$ \$W6\$ \$\overline{W5}\$. \$\overline{W9}\$ signifies an input operation and \$W6\$ \$\overline{W5}\$ indicate an input clock has been detected from the peripheral device.

3.59 Precession then takes place as described earlier and another input character can be read into the Character Register. This read-precess cycle is repeated for each input character until the Character Counter is decremented to 00 causing Wf to reset. Resetting of Wf inhibits further precessions and indicates to the computer that the W-Register is full and ready to transfer a word into memory. The program should now provide a WIM instruction to enable the transfer. One more character may still be stored in the Character Register before receiving the WIM instruction. Further input characters are blocked because W4 is inhibited while Wf is reset. This prevents W5 from resetting, which in turn disables clock detection by W6. When a WIM instruction does occur late, The Error Detection Flip-Flop, We, is set. This condition can be tested by an SKS instruction. The error detection flip-flop is reset by Wc which occurs with an EOM-Buc instruction.

sWe = W0
$$\overline{\text{W6}}$$
 W5 Ecw T8 + . . . rWe = Wc $\overline{\text{Wh}}$

This equation signifies that a WIM instruction is late if the clock signal, Ecw, is received before the previous character has been precessed out of the Character Register. The W0, Halt Interlock, and Wh, Halt Detector, signals appearing here are discussed in detail in paragraphs 3.65 and 3.66. When the interlock feature of figure 3-5 is employed, the condition W6 W5 Ecw cannot occur to set We. Under such circumstances, the peripheral device (or coupler) must be capable of detecting its own rate errors and reporting them via the Error Signal line, Wes






Figure 3-4. Input Clock Timing Charts (Typical)







b. Input Clocks Interlocked With $\overline{\text{W5}}$ $\overline{\text{W6}}$

Figure 3-5. Input Clock Timing Charts

$$sWe = Wes + . . .$$

- 3.60 The Input Timing Chart, figure 3-6, indicates the flow of the basic input process. The first WIM instruction is shown occurring late to illustrate how the Character Register accepts one more character after the W-Register is full.
- 3.61 The error detector flip-flop may also be set if the input character has even parity.

sWe =
$$\overline{W9}$$
 $\overline{W6}$ $\overline{W5}$ $\overline{W4}$ Rwp \overline{Wg} Npw \overline{Iwg} + . . .

In this equation, $\overline{\text{W9}}$ indicates an input process, $\overline{\text{W6}}$ $\overline{\text{W5}}$ $\overline{\text{W4}}$ indicates that the received character has already been precessed into the W-Register when We is set. The term Npw is a signal received from the peripheral device to disable parity checking when a parity bit is not supplied. Wg and Iwg are End-of-Record and Extended Mode signals. These are discussed in paragraph 3-131 dealing with Interlace. Rwp is the Parity Flip-Flop which is toggled while the character is precessing out of the Character Register. During input, the operation of Rwp takes place as follows: Initially and again between each character precession, Rwp is reset by $\overline{\text{W9}}$ $\overline{\text{W6}}$ $\overline{\text{W5}}$ $\overline{\text{W4}}$. If the parity bit of the input character is a one, Rwp is set by $\overline{\text{W9}}$ $\overline{\text{W6}}$ $\overline{\text{W5}}$.

$$sRwp = \overline{W9} W6 \overline{W5} Zwp + ...$$

 $rRwp = \overline{W9} \overline{W6} \overline{W5} \overline{W4} + Wc + ...$

Since W6 is set at pulse time T8 in the above equations Rwp may be set (if Zwp = 1) at the next pulse time, T7. At the next T0, W5 is set and the state of Rwp is reversed at T8, three pulse times later.

$$sRwp = Wf W5 T8 \overline{Rwp} + ...$$

 $rRwp = Wf W5 T8 \overline{W9} Rwp + ...$

As a result of this reversal, Rwp is set if the input parity bit was a zero and reset if the bit was a one. The parity of the 6-, 12- or 24-data bits of the input character is now examined. This takes place while the character is being precessed into the W-Register. While precession occurs, the three bits of each octal group appearing as the output of the Character Register are tested by (Wb1 + Wb2 + Wb3). This parity logic term is true whenever there is an odd number of one's in a three bit group. It is used to reverse the state of Rwp for each such octal group containing an odd number of ones.

$$sRwp = \overline{W9} W4 \overline{Rwp} (Wb1 \oplus Wb2 \oplus Wb3)$$

(T7 - T0) Qw1 + . . .

$$rRwp = \overline{W9} W4 Rwp (Wb1 \oplus Wb2 \oplus Wb3)$$

(T7 - T0) Qw1 + . . .

The proper state of Rwp is thereby achieved, establishing whether the incoming character had a parity error. For example, if the following twelve bit character were received,

its parity bit would cause Rwp to start off by setting then being reversed to the reset state. Of the four octal groups, two of them have an odd number of ones. This would cause Rwp to change state twice as precession took place thus returning to the reset condition. With Rwp reset, no parity error would be reported by We.

- 3. 62 The number of octal groups that must be checked for each character precession and which outputs of the Character Register to be monitored for 6-, 12-, and 24-bit characters must also be determined. The number of octal groups to check is solved by (T7 T0) Qw1, which is true for 2, 4, or 8 pulse times in accordance with the character length. Table 3-2 lists the values of signal Qw1. The character length may be determined by hardwired logic or by gating of Wx12 and Wx24 signals (depending on the model). Which outputs to monitor is solved by using the same gating signals, Wx12 and Wx24, or by hardwiring to select the proper outputs. Whether gating or hardwiring is employed depends on the equipment model number. The variations in models are detailed in table 3-2.
- 3.63 The characters have now been read into the Character Register, precessed into the W-Register, and parity has been checked. The contents of the W-Register must now be transferred to the C-Register in the Central Processor Unit (CPU). Each time a WIM (AIM) instruction is executed, the contents of the W (A) and C-Registers are interchanged. At this time (Ø4 of the WIM instruction execution) precession is blocked by W4 and recirculation is blocked by Wxx. The condition Wf W9 is used to signal the computer that the exchange can take place.

$$W_{xx} = R_x P_{wy} + ...$$
 (Pwy = 05 in Model 92200)

Rx indicates that a WIM or MIW instruction is being processed. It is always false for the C and D channels, since no WIM or MIW type instructions exist for those channels.

$$Ww1 = \overline{W4} C21r (T7 - T0) Wxx$$




Figure 3-6. Input Timing Chart (Two Characters Per Word)

Table 3-2. Value of Parity Timing Signal Qw1

TMCC Model No.	Value of Qw1	Time When (T7 - T0) Qw1 is true
92200	Qwl = Qrl Qr4*	T7, T6
92201	Qw1 = Qr4*	T7, T6, T5, T4
92202	Qw1 = 1 (Qw1 is deleted)*	T7 through T0
93200/93221	$Qw1 = \overline{Wx12} \overline{Qr4} + \overline{Wx12} \overline{Wx24} \overline{Qr1} \overline{Qr4}$	т7, т6
		if Wx12 and Wx24 are off.
		T7 through T4
		if W×12 is on.
		T7 through T0
		if Wx24 is on.

^{*}Qw1 is replaced by the signal shown.

$$Ww2 = \overline{W4} C22r (T7 - T0) Wxx$$

 $Ww3 = \overline{W4} C23r (T7 - T0) Wxx$

The terms C21r, C22r, and C23r are logically equivalent to the outputs of the C-Register, C21, C22, and C23, respectively, but are implemented through special drivers for this transfer function in order to minimize the delay. The three parallel portions of the C-Register behave in a manner similar to one another, therefore only one is listed below (all three are illustrated in figure 3-7).

$$sC0 = Cr3 (Rx Rn1 + ...)$$

$$rC0 = Cr3 (Rx Rn1 + ...)$$

$$sRn1 = Rwyl \overline{Tsr} + ...$$

$$rRn1 = \overline{Rwyl} \overline{Tsr} + ...$$

3. 64 The data transfer takes place during one machine cycle of the WIM instruction (Rx) and when completed, the computer Interlock Flip-Flop, Wf, is set to prepare the TMCC to accept the next input word.

$$sWf = Rx T0 Twy + ...$$

Terminating an input operation can take place in one of several ways. The more sophisticated methods are

discussed in paragraph 3. 131 dealing with the interlace. The simplest procedure is to program an EOM instruction to disconnect the peripheral unit after a sufficient number of WIM instructions have been processed. Other methods will now be discussed and illustrated as they apply to specific devices. Use will be made of the interlock and interrupt signals while considering these devices. These features are applicable to other I/O units as well.

3. 65 A photoreader input process (refer to figure 3-8) can be terminated by detecting tape gap following a block of input data. The tape gap consists of one or more tape frames where only the sprocket hole is punched. However, the photoreader must be able to initially read through a tape gap or leader without terminating at every tape frame. This is accomplished by the Halt Interlock Flip-Flop, W0, which detects the start of a block of data and is used by the peripheral device coupler to inhibit sprocket clocks until the first (or second) character is sent to the TMCC. Clocks for these first characters are derived from the characters themselves. The equation for W0 is given below, but to fully understand its action, the equation for a typical photoreader clock signal is also shown.

$$sW0 = \overline{W9} W6 \overline{W8} Ecw + \dots$$
 $rW0 = Wc + \dots$




Figure 3-7. Data Transfer from W Register to C Register




Figure 3–8. Information Flow Diagram – Phototape

Ecw =
$$(Zw1 + Zw2 + Zw3 + Zw4 + Zw5 + Zw6 + Zwp + W0)$$
 Sp Re

In the latter equation, Zw1 through Zw6 are the character reader signals, Zwp is the parity bit signal, Sp is the sprocket hole signal, and Re is a photoreader enable level. The result of this combination is that while W0 is reset, the clocks are derived from the character bits. After setting W0, the term in parentheses is always true so Ecw varies with Sp only. When the first character is read following leader, a clock is produced which sets W6. W6 allows W0 to be set. The term W8 on the input of W0 prevents setting of W0 until the second character appears (in the four character per word mode). Waiting until the second character is desirable when reading from magnetic tape so a single noise character within a gap does not set WO. It is also important during a reverse scan of magnetic tape to avoid setting W0 on the longitudinal parity character.

3.66 After W0 has been set to enable the clocks to read in data, the End-of-Record Detector, Wg, is used to detect the first all-zeros, or gap, character (all zeros including the parity bit). Wg then enables the Halt Detector Flip-Flop, Wh.

$$sWg = \overline{W9} \ \overline{W10} \ \overline{W11} \ W12 \ \overline{W13}$$

$$(\overline{Rw1} \ \overline{Rw2} \ \overline{Rw3} \ \overline{Rw4} \ \overline{Rw5} \ \overline{Rw6} \ \overline{Rwp}) \ W5$$

$$(\overline{T7 - T0}) \ (\overline{W10} \ \overline{W11} \ \overline{W12} \ \overline{W13} \ \overline{W14})$$

rWg = Wc

 $sWh = Wg \overline{Iwg} T8$

The combination, $\overline{\text{W9}}$ $\overline{\text{W10}}$ $\overline{\text{W11}}$ $\overline{\text{W12}}$ $\overline{\text{W13}}$, at the input of Wg decodes the fact that paper tape reader number 1 or number 2 is being used for input. The terms ($\overline{\text{W10}}$ $\overline{\text{W11}}$ $\overline{\text{W12}}$ $\overline{\text{W13}}$ $\overline{\text{W14}}$ are redundant and are due to the logic mechanization.

3. 67 After Wg sets, parity errors no longer set the Error Detector Flip-Flop, We.

$$sWe = \overline{W9} \overline{W6} \overline{W5} \overline{W4} Rwp \overline{Wg} Npw \overline{Iwg} + \dots$$

Disabling We avoids parity testing for the next few machine cycles. During this time a complete word is precessed into the W-Register if the input did not supply sufficient characters to finish the last word. In the case where Wh sets but the W-Register is not yet full, W4 is set for successive cycles until the character counter reads 00. This process is termed "flushing". When W7 W8 read 00, Wf is reset and a Wc signal is generated to disconnect the TMCC.

$$sW4 = Wh Wf T8 + . . .$$

$$rW4 = W4 T0 + ...$$

 $sWf = Wc \overline{Wh} + ...$
 $rWf = \overline{W7} \overline{W8} W4 (T6 + T5) + ...$
 $Wc = Wh \overline{Wf} (T3 - T0) + ...$

The clear signal, Wc, disconnects the tape reader and clears the character counter, End-of-Record Detector, and Halt Interlock.

$$rW0 = Wc$$

 $rWg = Wc$

The Halt Detector is then reset at the next T8 pulse time.

$$rWh = Wh \overline{Wf} T8$$

- 3. 68 By allowing the character counter to count down to 00 before resetting, the final input word is filled-in with zero characters. The Phototape Termination Timing Charts illustrate the flow of this termination precess. Figure 3-9 illustrates the case where the last input word does not contain a full complement of characters. Figure 3-10 illustrates the timing for the case where the last word does have all characters filled before an all zeros character is detected.
- 3. 69 If the interrupt system is enabled during the termination process, the $\overline{\text{Wf}}$ Wh condition generates an interrupt signal to call for a final WIM instruction from the computer.

$$I2w = (E_n + E_n) \overline{Iwg} Wh \overline{Wf}$$

The signals En and En are programmable and manual enable signals for the interrupt system. The final WIM instruction, as provided by a halt subroutine, stores the last word even though it may not have originally contained a sufficient number of characters. The final WIM instruction may be executed before or after the channel is disconnected. However, additional WIM instructions after that cause the computer to lock-up because it would be waiting for another input word.

3.70 When operating with devices other than punched paper tape, the input process is very similar to that just described, although the method used to derive the clock signals may vary somewhat from one device to another. Also, the gap (End-of-Record) signal, when required, is normally supplied by the external device rather than developed within the TMCC as is done for paper tape.




Figure 3-9. Termination Timing A. Phototape Input




Figure 3-10. Termination Timing B - Phototape Input

3.71 An information flow diagram for magnetic tape input is illustrated in figure 3-11. The input timing for magnetic tape using the two character per word mode is illustrated in figure 3-12. When terminating, the magnetic tape unit generates a halt signal with a time delay triggered by the tape gap and W0. The halt detector is then triggered by the delayed signal.

$$sWg = Whs (\overline{17 - 10}) \overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14}$$
 $rWg = Wc$
 $sWh = Wg \overline{Iwg} T8$

Whs is a halt signal from the peripheral device. In this case, it is the delayed signal from the magnetic tape unit. The delay allows time for the tape reader to check the longitudinal parity character following the block of data. Refer to figure 3-11. When a longitudinal parity error occurs, the tape reader sends an error signal (Wes) and the Error Detector is set. The (Wes) signal may also result from a rate error.

$$sWe = Wes + ...$$

Other devices may also supply error inputs via the Wes line. Unless inhibited by Npw, character parity is checked by Rwp when precession takes place.

- 3.72 Input termination timing for magnetic tape is illustrated in figure 3-13. The figure illustrates the case in which the input furnishes only three characters for the last four character word and the remaining character is filled with zeros. Also illustrated in figure 3-13 are the Halt Interrupt, calling for one more WIM instruction, and the final WIM instruction, itself.
- 3.73 Another type of input operation in which the TMCC participates is the scanning of magnetic tape. The process is similar to the usual magnetic tape reading process except that the character counter is prevented from reaching 00 again after W0 is set. The counter flip-flop, W8, is held in the "one" or set state by:

sW8 =
$$\overline{W7}$$
 $\overline{W9}$ W10 W11 \overline{Wh} + . . .

In this equation, $\overline{W9}$ W10 W11 indicates a scan process has been programmed. A forward scan can be initiated by an EOM 0363X instruction. It may also be programmed by modifying a read process. While magnetic tape is being read, if an EOM14000 instruction is given, the flip-flop, W10, is set to convert directly from reading to scanning of the same tape.

sW10 = (Ioc C12
$$\overline{C17}$$
 $\overline{C19}$ $\overline{C20}$ $\overline{C21}$ $\overline{C22}$ $\overline{C23}$)
 $\overline{W9}$ $\overline{W10}$ + . . .

With W8 of the character counter held in a set state, the Buffer Full Signal, W9 Wf, and the normal interrupt signals are prevented by keeping Wf from being reset.

$$rWf = \overline{W7} \overline{W8} W4 (T6 + T5) + \dots$$

$$I1w = \overline{Wf} W0 \overline{Wh} (En + \overline{En}) \overline{Iw} \overline{Ew} \overline{Iwg} + \dots$$

$$I2w = (En + \overline{En}) \overline{Iwg} Wh \overline{Wf} + \dots$$

This allows each input character to be precessed into the W-Register without requiring WIM instructions to set Wf. However, when the end of a data block is reached, Wf is reset by a gap signal from the tape reader.

$$rWf = \overline{W9} W10 W11 W0 Mtgw \overline{W7} (T6 + T5) Wh$$

And an interrupt is generated.

$$I1w = \overline{Wf} W0 \overline{Wh} (...)$$

This interrupt calls on the computer to enter a subroutine to execute a WIM instruction. The WIM instruction stores the last four characters read from the tape
and which were precessed into the W-Register. The
WIM instruction sets W7 and Wf in preparation for
scanning another record.

$$sW7 = Wxx Wn1 (\overline{17 - 10}) W4 + ...$$

 $sWf = Tx T0 Pwy + ...$ (Pwy = 05 for 92200)

3.74 Based on a block counting program or an examination of the last four characters, the computer may reset W0 with another EOM0363X instruction, to cause the scan process to continue without a pause through the gap and into the next record. If W0 is not reset, the scan process is terminated by a Whs signal from the tape unit in a manner similar to that previously described for normal input termination. When the scan process does terminate, a halt interrupt signal is generated.

$$I2w = (E_n + (E_n)) \overline{Iwg} Wh \overline{Wf}$$

- 3.75 During the scan process the character parity is checked by the Rwp flip-flop and the longitudinal parity is checked by the tape unit (only if W0 is reset after the longitudinal parity character). Any error during the scan process sets the Error Detector flip-flop, We.
- 3.76 A reverse scan of magnetic tape is started by an EOM 0563X instruction. The process is similar to a forward scan, except that the WIM instruction at the end of a data block scan stores the first four characters of the block in reverse order. The longitudinal parity is not properly checked, with the result that We may be erroneously set.




Figure 3-11. Information Flow Diagram - Magnetic Tape




Figure 3-12. Input Timing - Magnetic Tape




Figure 3-13. Input Termination Timing - Magnetic Tape

3.77 In the Magnetic Tape Forward Scan Timing Chart (refer to figure 3–14) and Reverse Scan Timing Chart (refer to figure 3–15), when the first interrupt informs the computer that the gap has been reached, a WIM instruction stores the last four characters read. Another EOM instruction then resets W0 to continue the scan process through the next block

rW0 =
$$(Ioc C12 C17 C19 C20 C21 C23)$$

W9 T0 + . . .

Dotted lines indicate the reaction if the process were terminated. In case of termination, W0 allows the Tape Reader Halt Signal, Whs, to come through.

$$sWg = Whs \overline{17-10} \overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14} + \dots$$

$$sWh = Wg \overline{Iwg} T8 + \dots$$

Whs sets Wg, which in turn sets Wh. After Wh is set, the Character Counter Flip-Flop, W8, is no longer held on and a count-down begins.

$$sW8 = \overline{W7} \overline{W9} W10 W11 \overline{Wh} + \dots$$

 $rW8 = W8 W4 T0 + Wc$

This process is very similar to that described for terminating a normal read operation and Wf is reset as soon as the count-down reaches a point where W7 and W8 are both reset.

$$rWf = \overline{W7} \overline{W8} W4 (T6 + T5)$$

A clear signal, Wc, then resets the TMCC after the four precessions.

$$Wc = Wh \overline{Wf} (T3 - T0) + \dots$$

3.78 OUTPUT PROCESS (W9 true)

3.79 When an EOM0XXXX or EOM4XXXX instruction is executed to start an output process, an interlock signal, Wf (W0 + . . .) is immediately sent to the computer. And, if enabled, an interrupt calls for the computer to load the W-Register with the first output word. If the interrupt is disabled, the program should supply the MIW loading instruction before it is needed (i. e. before a clock signal is received from the peripheral unit).

rWf = Ws C18 + . . . (denotes W register is empty)
sW0 = Ws C18 W9 + . . .

$$\overline{11w}$$
 = \overline{Wf} W0 \overline{Wh} (En + \overline{En}) $\overline{1w}$ \overline{Ew} $\overline{1wg}$ + . . .

3.80 Each MIW instruction, or time-share operation if interlace is being used (Wxx), exchanges the W-Register and the C-Register. Refer to figure 3-16.

- 3.81 As with the input process, Wxx blocks recirculation and with W4 false precession is blocked at this time also. When precession does take place, as enabled by W4, an output character is shifted from the W-Register to the Character Register and Rwp is used to generate an odd parity bit. During the output operation the parity flip-flop operates in a manner similar to its action during input.
- 3.82 Rwp is initially set by Wf W5 T8. Then, when precession occurs, each octal group coming from the W-Register is examined for an odd or even number of ones. This checking is done by (Wn1 \bigoplus Wn2 \bigoplus Wn3) which is true whenever there are one or three ones in Wn1, Wn2, and Wn3. Each time this term is true during the checking period, Rwp is switched to its opposite state.

$$sRwp = W9 W4 \overline{Rwp} \overline{Wxx} (Wn1 \oplus Wn2 \oplus Wn3) Qw2 (T7 -T0) + Wf W5 T8 \overline{Rwp} + . . .$$

$$rRwp = W9 W4 Rwp \overline{Wxx} (Wn1 \oplus Wn2)$$

Qw2 is a term similar to the Qw1 used during the input process. Qw2 with (T7 - T0) establishes the pulse times during which the parity checking is done. It may either be hardwired or function with the gating signals Wx12 and Wx24 depending on the equipment model number. Refer to table 3-3.

⊕ Wn3) Qw2 (T7 - T0) + . . .




Figure 3-14. Forward Scan Timing Chart - Magnetic Tape




Figure 3-15. Reverse Scan Timing Chart - Magnetic Tape




Figure 3-16. Output Information Flow Diagram

Table 3-3.	Value	of	Qw2	Parity	Timing	Signal
------------	-------	----	-----	--------	--------	--------

TMCC Model No	Value of Qw2	Pulse Times When (T7 - T0) Qw2 is True
92200	$Qw2 = Qr2 \overline{Qr4} *$	то, ті
92201	$Qw2 = \overline{Qr4} *$	T3 through T0
92202	Qw2 = 1 (Qw2 is deleted)	T7 through T0
93200/93221	$Qw2 = \overline{Wx12 Qr4 + \overline{Wx12} \overline{Wx24} \overline{Qr2} \overline{Qr4}}$	T0 and T1, if Wx12 and Wx24 are both off.
		T3 through T0, if Wx12 is on T7 through T0, if Wx24 is on

^{*}Qw2 is replaced by the signal shown above for Models 92200/201/202.

- 3.83 As an example of output parity generation, consider the twelve-bit character 111 010 101 001. Rwp would start in the set condition and would then switch states three times, once for each of the octals containing an odd number of ones. Thus, Rwp would conclude its switching operation in the reset state to produce a zero parity bit for an odd parity output character.
- 3.84 The basic flow of the output process is illustrated in figure 3-17. The execution of the second MIW instruction is shown occurring late to depict how the Character Register is cleared when a new output character is not available. If another output character is still not available when the next clock signal, Ecw appears, the error detector (We) is set as is done during an input process.

sWe = W0
$$\overline{W6}$$
 W5 Ecw T8 + . . . rWe = Wc \overline{Wh}

3.85 In the output processes (as in the input processes), the Character Register is initially cleared by W9 W6 W5 W4. The first output character to be read is, therefore, all zeros. This is appropriate for a leader or gap in paper tape punching. However, for some forms of output, such as typing or leaderless punching, and magnetic tape writing (the tape unit automatically generates leader), the first output character should be in the Character Register before the first clock signal. For this type of output, an EOM2XXXX instruction with a "one" bit in C13 is used. This code bit is used to set W5 which then causes the first loading of the W-Register to be followed directly by precession of the first output character into the Character Register. In this case the sequence of operations again starts by

resetting Wf and setting W0 with the resulting interrupt IIw. However, now W5 is also set by the Ws signal. Then, as usual, when the MIW instruction is executed and Rx goes true, Wf is set. With W5 on, W4 can be set at pulse time T8 just after the data transfer takes place. Figure 3–18, Output Timing Chart 2, illustrates the flow of this process.

$$sWf = Rx T0 Pwy + ... (Pwy = 05 for 92200)$$
 $rWf = Ws C18 + ...$
 $sW5 = Ws C13 C18 \overline{\overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14} + ...}$
 $rW5 = W4 T0 + Wc$
 $sW4 = Wr Wf T8 \overline{Wg} + ...$
 $rW4 = W4 T0 + ...$

3.86 To terminate an output process, the MIW instruction which loads the last output word into the W-Register is followed by an EOM14000 instruction to reset W0. An EOM14100 instruction is used to terminate the Y channel.

rW0 =
$$(\text{loc C12 }\overline{\text{C17}} \,\overline{\text{C19}} \,\overline{\text{C20}} \,\overline{\text{C21}} \,\overline{\text{C22}} \,\overline{\text{C23}})$$

W9 T0 + . . .
 loc = $\text{loc1} \,\overline{\text{C1}} \,\overline{\text{Er}} \,\overline{\text{Qr3}}$
 loc1 = $\text{Eom} \,\overline{\text{C10}} \,\overline{\text{C11}}$

Er is a signal inhibiting Eom and Ioc when the Interlace Prepare flip-flop (to be discussed later) has been set. The C1 bit, which appears on Ioc, indicates a W or Y channel instruction. C1 is used with the C and D channels.




Figure 3-17. Output Timing Chart 1




Figure 3-18. Output Timing Chart 2

3.87 Resetting of W0 results in the following: Further normal interrupt signals are blocked.

$$Iw1 = \overline{Wf} W0 \overline{Wh} (...)$$

Further late-load error signals are blocked.

sWe =
$$W0 \overline{W6} W5 Ecw T8 + \dots$$

The WIM/MIW Interlock Signal Wf W0 is blocked. As a result of inhibiting the interlock and interrupt signals, no further MIW instructions are processed and, therefore, Wf is not set again after the last character is precessed into the Character Register.

$$sWf = Rx T0 Pwy + ...$$
 (Pwy = 05 for 92200)
 $rWf = \overline{W7} \overline{W8} W4 (T6 + T5) + ...$

With Wf reset, W4 is prevented from setting after the last output character is precessed. This results in the state, $\overline{W0}$ $\overline{W4}$ W5 $\overline{W6}$, following the precession.

$$sW4 = W5 Wf T8 \overline{Wg} + \dots$$

rW4 = W4 T0 + W4 T8

sW6 = $\overline{W5}$ Ecw T8 $\overline{\overline{W10}}$ $\overline{\overline{W11}}$ $\overline{\overline{W12}}$ $\overline{\overline{W13}}$ $\overline{\overline{W14}}$ + . . .

rW6 = W5 W0 + Wc

 $sW5 = \overline{W5}W6 \overline{Ecw}T0 + \dots$

sW5 = W4 T0 + Wc

The state, $\overline{W0}$ W5 $\overline{W6}$, is used to set the halt detector unless magnetic tape is being used (W11 indicates not magnetic tape).

$$sWh = W9 \overline{W11} \overline{W0} W5 \overline{W6} (\overline{lwg} + ...) T8 + ...$$

When the output is to a magnetic tape unit, the state W0 W5 W6 is sent to that unit and after a suitable delay (while the tape unit generates a longitudinal parity character) a Whs halt signal is received back to set Wh.

$$sWh = Whs W11 T8 + \dots$$

Regardless of the method of setting Wh to terminate an output process, the Halt Interrupt Signal, (12w), is generated in the cycle in which Wh is set.

$$I2w = (E_n + E_n) \overline{Iwg} Wh \overline{Wf} + ...$$

Ana a clear signal is generated.

$$Wc = Wh \overline{Wf} (T3 - T0) + \dots$$

Then Wh is reset, as well as the rest of the TMCC.

$$rWh = Wh \overline{Wf} T8 + Wc (T6 + T5)$$

The Output Termination Timing Charts indicate the flow of these output termination processes for devices other than magnetic tape (refer to figure 3-19) and for magnetic tape (refer to figure 3-20).

- 3.88 Two additional timing charts are included to illustrate the output sequences for specific devices. The flow of the complete output process for a paper tape punch operation is illustrated in figure 3-21. The EOMOXX4X start instruction causes tape leader to be punched while the device inhibits clock signals. An all zeros character is also punched for the first output clock signal. After the last output character is processed, a halt interrupt signal is generated.
- 3.89 The flow of an output process using magnetic tape is illustrated in figure 3-22. A time delay triggered by the EOM02X5X start instruction causes a tape gap to be recorded first while inhibiting output clock signals.

 WO W5 W6 signals the tape unit to count three clocks and record the longitudinal parity character, and triggers a second time delay to cause a gap to be recorded after the data block. When the gap is completed, the tape unit generates a Whs signal to halt the output process. Each character parity and the longitudinal parity of the characters reproduced at the read head are checked by the tape unit and an error signal, wes, is generated to set We for any detected errors. Several other error conditions are also checked, such as slew, amplitude, and rate error.

$$sWe = Wes + \dots$$

3.90 A special case of a magnetic tape output operation is the erase function. The tape erase is started by an EOM01X7X instruction. The erase procedure is performed in the same way as any other output to magnetic tape but the W10 bit is used by the tape unit to cause writing of all zero data regardless of what may be appearing at the character register outputs.

3.91 SYS GATE

- 3.92 The system control EOM instruction has little effect on the TMCC. It is included here only because the Sys signal is gated through the TMCC channel.
- 3.93 When an EOM instruction, containing "ones" in bits 10 and 11, is executed, an Sys signal is generated as an output from the TMCC on the Sys line.

$$Sys = Eom C10 C11 \overline{C9}$$




Figure 3-19. Output Termination Timing (Except Magnetic Tape)




Figure 3-20. Output Termination Timing - Magnetic Tape




Figure 3-21. Output Timing Chart - Punch




Figure 3-22. Output Timing Chart - Magnetic Tape

The Sys signal may be used in conjunction with the C-Register output lines CO through C24 to select and control special system devices. One Sys line is provided on each TMCC W (A) channel or each W(A) + Y(B) channel pair. One more Sys line is provided on the C or C + D channels (for a maximum of two lines).

3.94 SKIP GATE

3. 95 The Skip Gate, Skr, and its associated line driver, /Skrz/, provide interrogation response signals for use with SKS instructions.

The equation for the line driver is:

$$\sqrt{\text{Skrz}}$$
 = $\frac{\text{Skr}}{\text{C10 C11 Ssc}}$ (C1 $\frac{\text{C9}}{\text{C10}}$ C11 Sio) . . . *

*C1 becomes C1 for TMCC-C and TMCC-D

This signal is inverted in the CPU and sampled during execution of an SKS instruction to determine if a response has been received. At times other than when being tested, the signal is changing levels and has no meaning. The inverse of Skrz is:

$$Skrz = Skr + C10 C11 Sec + \overline{C1} \overline{C9} \overline{C10} C11 Sio + . . .$$

- 3. 96 The dashed lines indicate that other response signals may be connected to satisfy special system requirements. Sio is a response from the addressed peripheral I/O unit. The addressing is performed using SKS instruction bits 18 through 23 and the same address codes as assigned for EOM instructions. The output lines and control connections to the peripheral units. As seen above, Sio is used in conjunction with C1 C9 C10 C11. Bits 1 and 9 (along with bit 17 decoded by the peripheral device) select one channel out of four TMCC and four DACC channels. Bits 10 and 11 determine the type of the SKS instruction.
- 3.97 Ssc is an interrogation response from external system equipment. This type of interrogation is selected by an SKS instruction with "ones" in bits 10 and 11. The control and address bits may be assigned as required. Again the CO C24 lines provide the necessary connections.
- 3.98 The remaining term in Skrz is Skr, the output of the Skip-Gate in the TMCC. The use of Skr is similar

to that of Sio just described except the SKS instruction address bits (19-23) are "zeros". This causes the instruction to address the I/O channel itself rather than peripheral devices.

 $Skr = \overline{C1} \overline{C17} \overline{C9} \overline{C10} C11 \overline{C19} \overline{C20} \overline{C21} \overline{C22} \overline{C23} C15 W_{SC}$

- + C1 C17 C9 C10 C11 C19 C20 C21 C22 C23 C12
 W10 W11 W12 W13 W14
- + C1 C17 C9 C10 C11 C19 C20 C21 C22 C23 C13 Iwf
- + CI C17 C9 C10 C11 C19 C20 C21 C22 C23 C14 We
- 3.99 In these equations, bits 1, 9, and 17 select one of eight channels (TMCCs and DACCs). Bits 10 and 11 determine the type of SKS instruction. "Zeros" in bits 19 through 23 address the channel rather than a peripheral unit. Bits 12, 13, 14, and 15 select the particular test function. A "one" in bit 15 tests the Signal-Complete flip-flop. Similarly, a "one" in bits 12, 13, or 14 tests the Unit Address Register, the Interlace Address Register, or the Error Flip-Flop, respectively.
- 3. 100 Two additional TMCC channel tests, similar to two of those just described, are provided by the Skr gate. These also test the Unit Address Register and the Error Flip-Flop but with a different type of SKS instruction. This is done to provide program compatibility with the SDS 910/920 Computers.

Skr = C10
$$\overline{C11}$$
 C14 $\overline{W10}$ $\overline{W11}$ $\overline{W12}$ $\overline{W13}$ $\overline{W14}$ $\overline{C1}$
+ C10 $\overline{C11}$ C20 \overline{We} $\overline{C1}$ + . . .

- 3. 101 The equations shown in this discussion are specifically applicable to the W(A) channel TMCC. To select the other channels C1 must replace $\overline{C1}$ for channels C and D. To distinguish between W and Y or between C and D, C17 is switched (except in the last two equations where C14 and C20 are used for W and are changed to C13 and C19 for the Y channel).
- 3. 102 INTERLACE, COMPATIBLE MODE (Time Share)
- 3. 103 The Interlace register is enabled by a "one" in bit position 9 of either BUC or IOC type of EOM instruction. These produce Buc or Ioc signals which are derived from EOM0XXXX and EOM1XXXX instructions, respectively. Therefore, the interlace register can be enabled by the same instruction that sets up the other TMCC registers, (i.e., by Buc), or it can be enabled without disturbing the rest of the TMCC, (i.e., by Ioc). Either of the EOM instructions clears the entire interlace register then sets the Enable Flip-Flop, Ew.

Interlace Clear: Iwc = Eom C9 C10C1C17 (T3 - T0)

C1 Becomes C1 for TMCC-C

Interlace Prepare:
$$sEw = Iwc \overline{Ew} (T3 - T0)$$

 $rEw = Wc T0 + . . .$

3. 104 For a Buc instruction, Ew is first reset by Wc at pulse time T0 then reset during the next pulse time. The above equation for Iwc is specifically related to the W(A) channel. To select any of the other three TMCC channels, different combinations of C1 and C17 are used.

Channel	C1	C17	
W(A)	0	0	
Y(B)	0	1	
С	1	0	
Ď	1	1	

With Ew set, the computer can preset the interlace register with the starting memory address and the word count for an I/O process. Refer to figure 3-23. The loading of these counts is accomplished by a POT instruction. The POT instruction, which produces a Pot1 signal, is ordinarily used to parallel transfer data from the C-Register to an external device. Pot1, then, produces the loading signal,

$$Iwp = Pot1 (T6 + T5) Ew$$

then resets Ew,

$$rEw = Pot1 (T3 - T0) Ew + . . .$$

3. 105 The Word Counter, Wc0 through Wc14, is initially cleared by Iwc which sets all stages of the counter. The one's complement of the count is then produced by resetting the counter flip-flops for corresponding "ones" in the C-Register during Iwp. Actually, this applies to only the ten least significant bits of the counter. If a word count greater than 1023 is needed, the five most significant bits of the counter must be preset by a second EOM instruction. This instruction must be executed after the Interlace is enabled and before the POT instruction is executed. An Ioc instruction, without bit 9, is given for this purpose and it generates an Iwe load signal.

Iwe =
$$Ioc1$$
 (T6 + T5) Ew

Iwe then resets the most significant bits of the Word Counter to complete the storage of the one's complement count.

$$sWc14 = Iwc + . . .$$

3. 106 Using the one's complement, the Word Counter can count up rather than down and produce a termination signal when it contains "ones" in all of its stages. The counting is performed by triggering each stage of the counter on the falling edge of a previous stage. For example:

$$sWc13 = \overline{Ew} \overline{Wc13} \underline{Wc14} \overline{Ew}$$

 $rWc13 = \overline{Ew} Wc13 Wc14 \overline{Ew}$

where the underlined term represents the clock or triggering level. This method of counting conserves gating but produces a propagation delay through the counter. This delay is minimized to a satisfactory level with some increase in the number of gates by arranging the fifteen counter stages into five octal groups. The first stage of each group is connected to only the last stage of the previous group. An example of one octal group is:

Here it is seen that for this octal group, a common clock term $\underline{\text{Wc11 Ew}}$ is used for all three stages.

3. 107 This reduces the propagation delay for each group to the delay that would be expected for a single flip-flop. The delay for the entire fifteen stage counter is therefore equivalent to that of five flip-flop stages. The double appearance of $\overline{E}w$ is due to the clocking arrangement and the flip-flop module layout. During the loading operations, $\overline{E}w$ is set to allow the clock pulses to appear as the Gc4 clock for use by the flip-flop. After $\overline{E}w$ is reset and the counting is to take place, Gc4 is held off while $\overline{E}w$ Wc14 performs the triggering. Refer to figure 3-24.




Figure 3-23. Information Flow - Interlace Operation




Figure 3–24. Interlace Word Counter – Typical Clock Input

3. 108 The Address Counter is set up in much the same way as the Word Counter. Again the counter counts up, but in this case the one's complement is not used. With the Address Counter, the actual address of the first memory location to be used is placed in the register. As with the Word Counter, Iwc clears the counter then Iwp or Iwe sets up each stage with data from the C-Register. For some stages of the counter, the flip-flops are reset by Iwc then set with the data. For other stages, the flip-flops are set by Iwc then reset with the complement of the data. Either way, the same thing is accomplished. It was a matter of convenience in wiring for one method or the other to have been used.

3. 109 The counting of the Address Counter is handled in the same way as the Word Counter. The least significant stages of both counters are triggered by Iwa Ew.

$$Iwa = Rxw Tsm$$

Rwx is the Time Share Select Flip-Flop and is covered in detail in paragraph 3.113. Tsm is a signal from the CPU indicating that counter information for each word has been received by the CPU.

3. 110 In the instruction sequence, EOM, EOM, POT, used to set up and start the interlace operation, the second EOM may be omitted if the most significant bits of the Word and Address Counters are "zeros". Refer to figure 3-25 for the relationship between the instruc-

tion bits stored in the C-Register and their respective positions in the counters.

3. 111 The POT instruction which resets the Interlace Prepare Flip-Flop, Ew, also sets the Interlace Active Flip-Flop, Iw.

$$sIw = Pot 1 (T3 - T0) Ew \overline{Iw}$$

Ew furnishes the ready signal required for the POT instruction. Both the Ew and Iw flip-flops inhibit W-channel interrupts.

$$Ilw = \overline{Wf} W0 \overline{Wh} (E_n + \overline{E_n})$$

$$\overline{Iw} \overline{Ew} \overline{Iwq}$$

3. 112 Refer to figure 3-26 for the timing for the interlace loading process. The Interlace Active Flip-Flop, Iw, allows the buffer to issue a time share request (Trqw) to the CPU whenever the channel needs access to memory.

$$Trqw = \overline{Wf} W0 \overline{Wh} Iw \overline{Iwf}$$

Tray is combined with similar signals from the other channels to produce a common request term for all TMCC's.

$$Trqx = Trq(c) + Trq(d)$$

 $Trq = Trqx + Trqw + Trqy$




Figure 3-25. Relationship of Instruction Bits to Address and Word Counter Bits

3. 113 When two or more TMCC's make a time share request at the same time or when one channel makes a request while another is already performing a time share operation, the TMCC priority logic determines which channel is allowed to access memory first. For this purpose, each channel has its own Time Share Select flip-flop. No more than one of these flip-flops may be set at any time. The priority established by the flip-flops for the four TMCC channels is D, C, Y, and W in descending order. However, once a channel has been selected, it is allowed to complete the processing of its word without being disturbed by other channels. Using the Time Share Request signals mentioned previously, the priority logic to select the channel is:

Channel W;
$$sRwx = \overline{Tsm} Trqw \overline{Trqy} \overline{Trqx} (T7 - T0)$$

 $rRwx = \overline{Tsm} T0$
Channel Y; $sRyx = \overline{Tsm} Trqy \overline{Trqx} (T7 - T0)$
 $rRyx = \overline{Tsm} T0$

3.114 The TMCC's for the C and D channels are identical to those for the W and Y channels and so use the same logic nomenclature as above. But a request signal, Trax, is not brought into the C and D units from other higher priority TMCC's. Then, for simplicity the C and D channel equations may be written:

Channel C,
$$sRcx = \overline{Tsm} Trq (c) \overline{Trq (d)} \overline{(T7 - T0)}$$

 $rRcx = \overline{Tsm} T0$
Channel D, $sRdx = \overline{Tsm} Trq (d)$
 $rRdx = \overline{Tsm} T0$

The terms Rcx and Rdx are used here for clarity but do not actually appear in the logic equations for the equipment.

- 3. 115 If a TMCC channel makes a time share request and has the highest priority of those making such a request, and if Tsm is true, then the channel can set its Time Share Select flip-flop. Tsm indicates that the CPU is not already engaged in a time share operation. Confining the discussion to the W channel, Rwx would set at pulse time Tr T8.
- 3. 116 The Interlace Prepare flip-flop (Ew) also produces Er which prevents output signals, Eom and Ioc, from reaching external devices while initializing the Interlace.

$$\overline{Er} = \overline{Ew} \overline{Ey} . . .$$

$$Ioc = \overline{Ioc} 1 \overline{C1} \overline{Er} \overline{Qr} 3$$

$$\overline{Eom} = \overline{Eom} \overline{Er}$$

Figure 3-26. Interlace Register Loading Timing Chart

icant bits of Address and Word Counters or to set up the extended mode.

The CPU then answers the request with a Tsr signal which remains on for two machine cycles. Tsr enables Wxx to permit a data transfer between W and C registers. While Tsr is true, the CPU sets Tsm to increment the Word and Address Counters.

- 3.117 Refer to figure 3-27 for the timing of the signals involved in the data transfer between the W and C Registers. Figure 3-27, indicates that Wxx remains on for two machine cycles. This allows the data exchange to take place twice. The two cycles are used as follows.
- a. Input Operation. The first cycle exchanges the input word and any word currently in the C-Register. Then between cycles, the input word is copied from the C-Registe into memory (in parallel). During the second exchange cycle, the word temporarily stored in the W-Register is returned to the C-Register where it can continue in whatever function it may have been participating.
- b. Output Operation. The first cycle shifts any information which was being operated on in the C-Register to the W-Register for temporary storage. The word requested by the TMCC Interlace Address Counter is then parallel transferred from memory to the C-Register (between cycles). The second exchange cycle then returns the word from the W-Register back to the C-Register and brings the word out of memory from the C to the W-Register.
- 3.118 The double exchange cycle thus provides the TMCC with a means of:
- a. roving a word from the W-Register through the C-Register to memory or vice versa, and
- b. preserving the contents of the C-Register while the transfer takes place. This is important if the CPU is engaged in some form of computation when the time share takes place. Figure 3-28 is an illustration of the tim ng involved for a typical interlaced I/O process.
- 3.119 Another important aspect of the W and C-Register data exchange during an interlaced output concerns the path taken by the output word in getting to the W-Register. If a clock has read the last word out of the Character Register when the exchange takes place, the next word is precessed simultaneously with its transfer to the W-Register. This occurs as follows. During both of the exchange cycles, Wxx is on because of Rxw and Tsr.

$$Wxx = Rwx Tsr Iw + . . .$$

3. 120 If at this time a clock has already been detected (to read the last character of the previous word) so that W5 is set, W4 is set at pulse time T8 in the beginning of the second exchange cycle.

$$sW4 = W5 Wf T8 \overline{Wg}$$

3. 121 Thus, during the second cycle, Wxx and W4 are both true. The output word may then be shifted directly from the C-Register to the Character Register and on through to the W-Register. A one cycle precession is thereby automatically accomplished and the character may be read by the next clock without waiting for another precession to take place.

$$sRw1 = W4 \ Wxx \ C21r + \dots$$

$$rRw1 = W4 \ Wxx \ C21r + \dots$$

$$sRw2 = W4 \ Wxx \ C22r + \dots$$

$$rRw2 = W4 \ Wxx \ C22r + \dots$$

$$sRw3 = W4 \ Wxx \ C23r + \dots$$

$$rRw3 = W4 \ Wxx \ C23r + \dots$$

$$Ww1 = W4 \ Wb1 \ (T7 - T0) + \dots$$

$$Ww2 = W4 \ Wb2 \ (T7 - T0) + \dots$$

$$Ww3 = W4 \ Wb3 + \dots$$

$$Refer to figure 3-3 for \ Wb1, Wb2, and \ Wb3.$$

3. 122 This same path for loading the W-Register through the Character Register is also followed when the interlace is initially set up and the first word is called for, if the EOM instruction calls for starting without leader. In this case W5 is first set by Ws C13 instead of a clock signal from the peripheral unit.

sW5 = Ws C13 C18
$$\overline{\overline{\text{W10}}}$$
 $\overline{\overline{\text{W11}}}$ $\overline{\text{W12}}$ $\overline{\overline{\text{W13}}}$ $\overline{\overline{\text{W14}}}$

Figure 3-29 illustrates the use of this feature in loading the first word.

3. 123 When transferring data directly from the C to the Character Register, the parity bit is generated as previously described except that Cpr is used in place of (Wn1 + Wn2 + Wn3). Cpr performs a similar function but originates in the CPU and monitors the parity of the octal groups coming from the C-Register rather than from the W-Register.

```
sRwp = W9 W4 \overline{Rwp} Wxx Cpr Qw2 (T7-T0)+...

rRwp = W9 W4 Rwp Wxx Cpr Qw2 (T7-T0)+...
```

Refer to figure 3-4 for Qw2.




Figure 3-27. Interlace Word Transfer Timing Chart




Figure 3-28. Interlace Input/Output Timing Chart




Figure 3-29. Interlace Output Timing Chart

3.124 As each I/O word is processed, the Word and Address Counters are incremented by Iwa. Iwa also sets Wf again after it has issued the time share request via Trqw.

The term Mit, when false, denotes that a direct access I/O channel (DACC) is accessing the memory. Since the DACC may require access during an I/O operation by the TMCC, Mit is used to momentarily stop the TMCC's action. Memory access by the DACC, although producing Tsm, thus cannot set Wf.

3. 125 When the Word Counter reaches the all "ones" condition, the count is decoded by Iwf.

Iwf = Wc0 Wc1 Wc2 Wc3 Wc4 Wc5 Wc6 Wc7
Wc8 Wc9 Wc10 Wc11 Wc12 Wc13 Wc14
$$\overline{Ew}$$

Iwf inhibits further time share request signals and resets the Interlace Active flip-flop.

$$Trqw = \overline{Wf} W0 \overline{Wh} Iw \overline{Iwf} = time share request$$

 $rIw = Iwf T8 = Interlace Active$

3. 126 If the Interlace is controlling an input process, the next word loaded into the W-Register after Iw is reset, generates a Word Ready Interrupt, Ilw.

$$Ilw = \overline{Wf} WO \overline{Wh} (En + \overline{En}) \overline{Iw} \overline{Ew} \overline{Iwg}$$

At this time the program can reload the interlace if reading is to continue. On channel W (or Y) the contents of the buffer can be stored with a WIM (or YIM) instruction.

3.127 During the input process, if an End-of-Record is encountered before the word count is completed, termination takes place as described earlier for the non-interlaced input. Wg detects the gap and sets Wh.

$$sWh = Wg \overline{Iwg} T8$$

An interrupt is generated and the TMCC is cleared in the usual manner.

$$I2w = (En + En) \overline{Iwg} Wh \overline{Wf} + \dots$$

3.128 If the Interlace is controlling an output process, Iwf resets the Halt Interlock flip-flop, W0, and blocks Ilw and Traw.

rW0 = W9 Iw Iwf
$$(\overline{Iwg} + ...)$$
 $(\overline{T7} - \overline{T0})$

$$Ilw = \overline{Wf} WO \overline{Wh} (En + \overline{En}) \overline{Iw} \overline{Ew} \overline{Iwg}$$

Thus, Rwx is not set again and Iwa cannot be turned on.

Then when the last word is precessed out of the W-Register, Wf is not set again.

$$sWf = Iwa \overline{Mit} T0$$

This results in a situation similar to that for the non-interlaced output. The condition, $\overline{W0}$ $\overline{W4}$ W5 $\overline{W6}$, exists following the precession of the last character. The state, $\overline{W0}$ W5 $\overline{W6}$, then sets Wh. Or, if magnetic tape is being used, $\overline{W0}$ W5 $\overline{W6}$ is detected by the tape unit and after a delay, Whs is generated to set Wh.

sWh = W9
$$\overline{\text{W11}}$$
 $\overline{\text{W0}}$ W5 $\overline{\text{W6}}$ ($\overline{\text{Iwg}}$ + . . .)
T8 + Whs W11 T8 + . . .

Then, halt interrupt and clear signals are generated and the TMCC, including Wh, is reset.

$$I2w = (En + \underbrace{En}) \overline{Iwg} Wh \overline{Wf} + \dots$$

$$Wc = Wh \overline{Wf} (T3 - T0) + \dots$$

$$rWh = Wh \overline{Wf} T8 + \dots$$

- 3.129 The termination timing for a typical interlaced input process is illustrated in figure 3-30. In general, termination of a Compatible Mode I/O process is much the same as that for a non-interlaced I/O operation, but figure 3-30 illustrates the relationship of the additional interlace signals involved with those shown in earlier figures.
- 3.130 As with other forms of I/O operation, a disconnect EOM (address 00) can also terminate an interlaced operation. This is done by resetting the Interlace Active Flip-Flop and the Extend Operations Flip-Flop through Ws and Wsc. (Refer to the paragraphs on Extended Mode beginning with 3-100 for explanation of Iwg.)

$$rIw = Ws \overline{C19} \overline{C20} \overline{C21} \overline{C22} \overline{C23} (T3 - T0) Iw + ...$$

$$rIwg = Wsc T8 \overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14} Iwg + \dots$$

$$sWsc = Ws \overline{C19} \overline{C20} \overline{C21} \overline{C22} \overline{C23} + \dots$$

- 3.131 INTERLACE, EXTENDED MODE (Time Share)
- 3. 132 The Word Counter and Address Counter set-up procedures are similar for both the Compatible and Extended




Figure 3-30. Input Termination Timing Chart - Interlace (Compatible Mode)

Modes. That is, the same sequence of instructions is used, (EOM-EOM-POT). However, to select the Extended Mode of operation, it is necessary to place a "one" in bit 12 of the second EOM (Ioc) instruction. When this instruction is processed, the Iwe loading signal sets bit 12 into the Extended Operations Flip-Flop, Iwg.

Iwe = Ioc 1 (T6 + T5) Ew
$$sIwq = Iwe C12$$

Prior to this, Iwg was cleared by the first EOM instruction as was the rest of the Interlace logic.

Iwc = Eom C9
$$\overline{C10}$$
 $\overline{C1}$ $\overline{C17}$ (T3 - T0) $\overline{C1}$ becomes C1 for TMCC -C

3.133 To use the Extended Mode, four additional flip-flops are loaded by the Ioc instruction. Two of these, Iwh and Iwi, comprise the Channel Command Register which selects the type of termination. The remaining two flip-flops, Iwi and Iwk, are employed to arm the I2w and I1w interrupts on a selective basis.

By decoding Iwi and Iwk, the Extended Mode can perform the four different terminal functions listed in table 3-4. Each function can be used to control either an input or an output operation. In the following paragraphs, each of the four functions is discussed in detail. In each case, it is assumed that the interlace registers have already been loaded by the EOM-EOM-POT instructions and that the interlaced I/O operation is proceeding normally.

3.135 Output

3.136 Write C words. When C equals zero, output is terminated (i.e. the device is signaled that the last characters have been transmitted). When the peripheral device has generated the End-of-Record and, if

necessary, checked the validity of the record, it sends an End-of-Record response to the channel buffer. When received by the buffer, the End-of-Record signal generates an End-of-Record interrupt (if armed) and disconnects the channel.

- 3. 137 The line printer generates the End-of-Record response when it completes the printing of a line. If the printer encounters any print errors or faults, it sends a signal to the channel that sets the channel error indicator. This can occur since the printer has not disconnected from the channel. The IORD is useful when the program is to print several lines and the program is not otherwise to use the channel between lines. When the printer completes each line, it causes an End-of-Record interrupt (assumed to be armed), notifying the program that it can immediately transmit the next paper control instruction and the next line image.
- 3. 138 The unbuffered card punch operates similarly. It generates the End-of-Record response after punching each row. If any faults occur during the punching of the entire card, the card punch sends a signal to the channel that sets the channel error indicator; this occurs after punching the last row (row 9).

NOTE

A program should not use IORD with devices that do not have End-of-Record conditions on output (e.g., devices such as the paper tape punch and type-writer). These devices to terminate output but give the program no indication when they receive the last characters.

After the last word is accessed from memory, zero word count is established.

3.139 The interlace is counted by the Interlace Count Trigger, Iwa.

$$Iwa = Rwx Tsm$$

Zero Word Count, Iwf, occurs and the Interlace Active flip-flop, Iw is reset.

Iwf = Wc0 Wc1... Wc13 Wc14
$$\overline{Ew}$$

rIw = Iwf T8

The Halt Interlock, WO, is reset.

rW0 = W9 Iw Iwf
$$(\overline{\text{Iwg}} + \overline{\text{Iwh}} + \overline{\text{Iwi}}) (\overline{\text{T7 - T0}}) + \dots$$

If the End-of-Transmission Interrupt Enable, Iwk, has been previously armed, an Ilw interrupt occurs and Iwk is reset.

Ilw = Iwg
$$\overline{Iw}$$
 Iwf Iwk + . . .

Table 3-4. Interlace Extended - Mode Terminal Functions

Terminal Function	Iwg	Iwh	Iwi	Summary of Operation
IORD Input/Output of record then disconnect.	1	0	0	The I/O operation proceeds until the word count equals zero then terminates. On input, the channel disconnects when the End-of-Record is encountered. On output, the channel signals the device that the last character has been transmitted then disconnects after the device provides an End-of-Record response.
IOSD Input/Output until signal then disconnect.	1	0	1	The channel disconnects when the word count equals zero or at the end of a record.
IORP Input/Output of a record then proceed.	1	1	0	The I/O operation proceeds until the word count equals zero but does not terminate. On input, the channel sets the interrecord indicator when the end of a record is encountered. On output, the channel signals the device that the last character has been transmitted then sets the inter-record indicator after the device provides an End-of-Record response. The channel does not disconnect (except for magnetic tape).
IOSP Input/Output until signal then proceed.	1	1	1	When the word count equals zero, the program should either reload the interlace to continue, or terminate the operation before the next clock is received; otherwise a rate error will occur.

rIwk = Ilw Iwk T8 + . . .

When the last character of the last word has been precessed into the Character Register, Wf is reset.

$$rWf = \overline{W7} \overline{W8} W4 (T6 + T5) + \dots$$

Because the Halt Interlock, W0, and Interlace Active, Iw, have been reset, a Time Share Request, Trqw, can not be made.

$$T_{rqw} = \overline{Wf} W0 \overline{Wh} Iw \overline{Iwf}$$

Any further clocking, Ecw, of the buffer generates a Halt Interlock Signal condition.

sW6 =
$$\overline{W5}$$
 Ecw T8 $\overline{\overline{W10}}$ $\overline{W11}$ $\overline{\overline{W12}}$ $\overline{\overline{W13}}$ $\overline{\overline{W14}}$

$$sW5 = \overline{W5} W6 \overline{Ecw} T0 + \dots$$

$$rW6 = W5 T0 + ...$$

Halt Interlock Signal (decoded by the peripheral device)

$$=$$
 W5 $\overline{\text{W6}}$ $\overline{\text{W0}}$

If the Halt Signal, Whs, is received the Halt Detector Wh, is set and a disconnect occurs.

$$Wc = Wh \overline{Wf} (T3 - T0) + \dots$$

$$rW9 = Wc$$

$$rW10 = Wc$$

The Signal Complete flip-flop, Wsc, is set.

$$sWsc = Wh \overline{Wf} T8 + \dots$$

If the End-of-Record Interrupt Enable, Iwj, has been previously armed, an I2w interrupt occurs and Iwj is reset.

$$I2w = Wsc Iwj Iwg + ...$$

$$rIwi = I2w Iwi T8 + \dots$$

The Extend Operations flip-flop, Iwg, and the Signal Complete flip-flop, Wsc are then reset.

rIwg = Wsc T8 $\overline{\text{W10}}$ $\overline{\text{W11}}$ $\overline{\text{W12}}$ $\overline{\text{W13}}$ $\overline{\text{W14}}$ Iwg + . . .

- 3. 140 IOSD Iwg Twh Iwi
- 3. 141 Output
- 3. 142 Write C words. When C equals zero and when the last character has been transmitted, the channel disconnects the device and becomes inactive. If an End-of-Record signal is received before the count reaches zero, the channel disconnects immediately.

NOTE

The IOSD is designed for use on devices which are normally operated on the basis of the word count only. Typewriters and paper tape devices are of this type, as are the printer and card punch when the user does not wish to stay connected until the operation is complete.

3. 143 The interlace is counted by the Interlace Count Trigger, Iwa.

$$Iwa = Rwx Tsm$$

Zero Word Count, Iwf, occurs and the Interlace Active flip-flop, Iw, is reset.

Iwf = Wc0 Wc1 . . . Wc13 Wc14
$$\overline{\text{Ew}}$$

$$rIw = Iwf T8 + \dots$$

The Halt Interlock, WO, is reset.

rW0 = W9 Iw
$$(\overline{Iwg} + \overline{Iwh} + \overline{Iwi}) (\overline{17-10}) + \dots$$

If the End-of-Transmission Interrupt Enable, Iwk, has been previously armed, an IIw interrupt occurs and Iwk is reset.

Ilw = Iwg
$$\overline{\text{Iw}}$$
 Iwk Iwk + . . . rIwk = Ilw Iwk T8 + . . .

When the last character of the last word has been precessed into the Character Register, Wf is reset.

$$rWf = \overline{W7} \overline{W8} W4 (T6 + T5) + \dots$$

Because the Halt Interlock, W0, has been reset, a Time Share Request, Traw, cannot be made.

Any further clocking, Ecw, of the buffer generates a Halt Interlock Signal condition.

$$sW5 = \overline{W5} W6 \overline{Ecw} T0 + \dots$$

$$rW6 = W5 T0 + \dots$$

Halt Interlock Signal

$$=$$
 W5 $\overline{\text{W6}}$ $\overline{\text{W0}}$

For devices other than magnetic tape, the Halt Detector, Wh, sets upon reaching zero Word Count, Iwf, and after the last character has been clocked from the buffer.

sWh = W9
$$\overline{W11}$$
 $\overline{W0}$ W5 $\overline{W6}$ (\overline{Iwh} $Iwi + ...$) T8+...

The Halt Detector, Wh, also sets upon the occurrence of a Halt Signal, Whs, from the magnetic tape unit.

$$sWh = W9 \overline{Iwh} Whs T8 + \dots$$

The setting of the Halt Detector, Wh, initiates a buffer disconnect sequence.

$$Wc = Wh \overline{Wf} (T3 - T0) + \dots$$

$$rW9 = Wc$$

$$rW10 = Wc$$

etc.

The Signal Complete flip-flop, Wsc, is set.

$$sWsc = Wh \overline{Wf} T8$$

If the End-of-Record Interrupt Enable, Iwj, has been previously armed, an I2w interrupt occurs and Iwj is reset.

$$rIwj = I2w Iwj T8 + \dots$$

The Extend Operations flip-flop, Iwg, and the Signal Complete flip-flop, Wsc, are then reset.

$$rIwg = Wsc T8 \overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14} Iwg + \dots$$

- 3. 144 IORP Iwg Iwh Iwi
- 3. 145 Output
- 3. 146 Write C words. When the channel interlace counts C down to zero, the interlace notifies the channel buffer that it has received the last word that is to be

output; when the buffer outputs this last word, it sends a signal to the connected peripheral device indicating that the device has the last word. When the peripheral device receives, outputs and checks the validity of this last word, it sends an End-of-Record response to the channel buffer. When received by the buffer, the End-of-Record signal generates an End-of-Record interrupt (if armed) and sets the Inter-Record indicator; the channel does not disconnect.

- 3. 147 When the peripheral device is magnetic tape, the tape continues to move after it signals End-of-Record. As in reading tape, the signal causes the Tape Gap signal to come high. If the program executes a new write tape or erase tape EOM during the inter-gap time (approximately one millisecond), the tape remains in motion and proceeds to write or erase a new record. If the program executes no such EOM before the Tape Gap signal drops, the channel disconnects and tape comes to a stop. No interrupt occurs at this time. This is the only condition which causes a channel to disconnect automatically for an IORP.
- 3. 148 To proceed after the End-of-Record occurs, the program first executes a Buffer Control mode EOM to reinitialize the Channel Unit Address Register and then reloads the interlace portion of the channel (the program can alert the Interlace via the Buffer Control EOM). Otherwise, the channel immediately terminates any attempt to use its interlace portion, since the channel is still active and in the End-of-Record condition. When the program continues from an Inter-Record condition, the program should use an extended mode terminal function.

NOTE

A program should not use IORP with devices that do not generate End-of-Record responses upon output termination; such devices are paper tape and typewriter. These devices do terminate output but give the program no indication when they receive the last characters. The IORP should also not be used with the printer and card punch since these devices expect the channel to disconnect after they send EOR.

3. 149 After the last word is accessed from memory, the Interlace is counted and zero word count is established. The Interlace is counted by the Interlace Count Trigger, Iwa.

$$Iwa = Rwx Tsm$$

Zero Word Count, Iwf, occurs and the Interlace Active flip-flop, Iw, is reset.

Iwf = Wc0 Wc1... Wc13 Wc14
$$\overline{\text{Ew}}$$

rIw = Iwf T8 + ...

The Halt Interlock, WO, is reset.

rW0 = W9 Iwf
$$(\overline{\text{Iwg}} + \overline{\text{Iwh}} + \overline{\text{Iwi}})$$

 $(\overline{\text{T7} - \text{T0}}) + \dots$

If the End-of-Transmission Interrupt Enable, Iwk, has been previously armed, an Ilw interrupt occurs and Iwk is reset.

Ilw = Iwg
$$\overline{\text{Iw}}$$
 Iwf Iwk + . . . rIwk = Ilw Iwk T8 + . . .

When the last character of the last word has been precessed into the Character Register, Wf is reset.

$$rWf = \overline{W7} \overline{W8} W4 (T6 + T5) + \dots$$

Because the Halt Interlock, W0, and Interlace Active, Iw, have been reset, a Time Share Request, Trqw, cannot be made.

$$Trqw = \overline{Wf} W0 \overline{Wh} Iw \overline{Iwf}$$

Any further clocking, Ecw, of the buffer generates a Halt Interlock Signal condition.

$$sW6 = \overline{W5} \text{ Ecw } \overline{18} \overline{\overline{W10}} \overline{\overline{W11}} \overline{\overline{W12}} \overline{\overline{W13}} \overline{\overline{W14}}$$

$$sW5 = \overline{W5} W6 \overline{\overline{Ecw}} \overline{10} + \dots$$

$$rW6 = W5 \overline{10} + \dots$$

Halt Interlock Signal

$$=$$
 W5 $\overline{\text{W6}}$ $\overline{\text{W0}}$

3. 150 For non-magnetic tape devices, the buffer awaits the receipt of a Halt Signal, Whs, from the device. The End-of-Record Detector, Wg, is set.

$$sWg = Whs (\overline{17 - 10}) \overline{\overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14} + \dots}$$

The Signal Complete Detector, Wsc, sets and if the End-of-Record Interrupt Enable, Iwi, has been previously armed, an I2w interrupt is generated and Iwi is

The device does not disconnect because Wh is not permitted to set.

3. 151 For magnetic tape, the buffer awaits the receipt of a gap signal, Mtgw. The End-of-Record Detector, Wg, is set.

sWg = Mtgw T0 Iwg W11
$$(\overline{W0} \text{ W5 } \overline{W6} \text{ W9} + ...) +...$$

The Signal Complete Detector, Wsc, sets and if the End-of-Record Interrupt Enable, Iwi, has been previously armed, an I2w interrupt is generated and Iwi is reset.

The magnetic tape system can continue if the interrupt sub-routine executes an EOM to the tape within approximately one millisecond from the occurrence of the interrupt. If no EOM is executed, the tape generates a Halt Signal, Whs, and the Halt Detector, Wh, sets. The magnetic tape is disconnected and the buffer is cleared.

- 3.152 IOSP Iwg Iwh Iwi
- 3. 153 Output
- 3. 154 Write C words. When the channel counts C down to zero, the channel generates a Count Equals Zero interrupt (if armed); the channel does not terminate output. The program should reload the interlace portion of the channel to continue writing in the same record. Failure to reload the Interlace before the buffer transmits all of the characters in its registers and before the peripheral device requests the next character from

the buffer results in a rate error; this sets the Channel Error Indicator.

- 3. 155 If the program executes a TERMINATE OUTPUT (TOP) instruction after the channel has counted C down to zero, the channel terminates the output and operates identically like the IORP from this point on.
- 3. 156 After the last word is accessed from memory, the interlace is counted and zero word count is established.

The Interlace is counted by the Interlace Count Trigger,

Zero Word Count, Iwf, occurs and the Interlace Active flip-flop, Iw, is reset.

Iwf = Wc0 Wc1...Wc13 Wc14
$$\overline{Ew}$$

rIw = Iwf T8 + ...

If the End-of-Transmission Interrupt Enable, Iwk, has been previously armed, an IIw interrupt occurs and Iwk is reset.

Ilw = Iwg
$$\overline{\text{Iw}}$$
 Iwf Iwk + . . . rIwk = Ilw Iwk T8 + . . .

The program, upon receipt of an IIw interrupt, should reload the Interlace to permit the transmission to continue with a new set of parameters (i.e., word count, address, terminal functions, etc.). The loading of the Interlace with a zero word count could permit conversion of the current IOSP to some other terminal function, for example to an IORD, thereby effecting a disconnect.

3. 157 Execution of a TERMINATE OUTPUT (TOP) instruction, e.g., EOM14000, would convert the IOSP to an IORP. The TOP instruction resets the Halt Interlock flip-flop, W0.

rW0 = Ioc C12
$$\overline{C17}$$
 $\overline{C19}$ $\overline{C20}$ $\overline{C21}$ $\overline{C22}$ $\overline{C23}$ W9

Any further clocking of the channel by Ecw generates a Halt Interlock Signal condition when the last character has been clocked from the buffer.

sW6 =
$$\overline{W}5$$
 Ecw T8 $\overline{\overline{W}10}$ $\overline{\overline{W}11}$ $\overline{\overline{W}12}$ $\overline{\overline{W}13}$ $\overline{\overline{W}14}$
sW5 = $\overline{\overline{W}5}$ W6 $\overline{\overline{E}cw}$ T0 + . . .

$$rW5 = W4 T0 + \dots$$

Halt Interlock Signal

$$=$$
 W5 $\overline{\text{W6}}$ $\overline{\text{W0}}$

The Halt Interlock Signal is representative of the buffer status had the IOSP been an IORP.

- 3. 160 Read C words. If C equals zero before the End-of-Record is detected, the rest of the record is ignored. At the End-of-Record, the peripheral device is disconnected and the channel becomes inactive.
- 3. 161 When the W-Register acquires the specified number of characters, a Time Share Request, Trqw, is generated.

$$Trqw = \overline{Wf} W0 \overline{Wh} Iw \overline{Iwf}$$

When memory is accessed, the interlace registers are counted by the Interlace Count Trigger, Iwa.

$$Iwa = Rwx Tsm$$

Zero Word Count, Iwf, may occur and the Interlace Active flip-flop, Iw, is reset.

Iwf = Wc0 Wc1... Wc13 Wc14
$$\overline{\text{Ew}}$$

rIw = Iwf T8 + . . .

If the Zero Word Count Interrupt Enable, Iwk, has been previously armed, then an Ilw interrupt occurs.

Ilw = Iwg
$$\overline{Iw}$$
 Iwf Iwk + . . .

$$rIwk = IIw Iwk T8 + \dots$$

Additional characters entering the channel after Zero Word Count has been reached are precessed into the W-Register.

$$sW6 = \overline{W5} Ecw T8 \overline{\overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14}}$$

$$rW6 = W5 T0 + \dots$$

$$sW5 = \overline{W5} W6 \overline{Ecw} T0 + \dots$$

$$rW5 = W4 T0 + \dots$$

sW4 = W5 Wf T8
$$\overline{\text{Wg}}$$
 +
+ Iwg $\overline{\text{W9}}$ Iwi W5 Iwf T8 + . . .

$$sW4 = Wr TO + \dots$$

$$Ww1 = W4 Wb1 (T7 - T0) + . . .$$

$$Ww2 = W4 Wb2 (T7 - T0) + . . .$$

 $Ww3 = W4 Wb3 + . . .$

However, Time Share Request, Traw, is inhibited.

$$Trqw = \overline{Wf} W0 \overline{Wh} Iw \overline{Iwf}$$

Parity errors cannot occur after Zero Word Count.

sWe =
$$\overline{W9} \overline{W6} \overline{W5} \overline{W4} Rwp \overline{Wg} Npw$$

 $(\overline{Iwg} + \overline{Iwf}) + \dots$

Rate errors cannot set We while W4 is enabled by Iwg W9 Iwi Iw.

$$sWe = W0 \overline{W6} W5 Ecw T8 + \dots$$

After Zero Word Count is established, detection of a Halt Signal or Photoreader Gap sets the End-of-Record Detector, Wg.

The Halt Detector, Wh, sets.

sWh = Whs W11 T8 + Wg
$$\overline{W9}$$
 $\overline{W11}$ \overline{Iwh} Iwg T8
(Iwf + . . .) + . . .

The buffer is flushed (i.e., allowed to precess without receiving input clocks until the Character Count equals zero) until it is assured that Wf is reset.

$$sW4 = Wh Wf T8 + ...$$

 $rWf = \overline{W7} \overline{W8} W4 (T6 + T5) + ...$

The buffer is cleared and the peripheral device disconnected.

$$Wc = Wh Wf (T3-T0) + \dots$$

If the End-of-Record Interrupt Enable, Iwj, has been previously armed, and End-of-Record Interrupt, Iw2, occurs.

$$sWsc = Wh \overline{Wf} T8 + \dots$$

rWsc = Wsc T8
$$\overline{Iwq}$$

$$rIwj = I2w Iwj T0 + \dots$$

Should an End-of-Record occur before Zero Word Count is established, the End-of-Record Detector is set.

$$sWg = Mtgw T0 Iwg W11 (W0 \overline{W9} + ...) + Whs (\overline{17} - T0) \overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14} + \overline{W9} \overline{W10} \overline{W11} W12 \overline{W13} (\overline{Rw1} \overline{Rw2} \overline{Rw3} \overline{Rw4} \overline{Rw5} \overline{Rw6} \overline{Rwp}) W5 (\overline{17} - T0) \overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14}$$

Any character remaining in the W-Register are flushed by W4 and a Time Share Request, Traw, is generated.

sW4 = Iwg Wg Wf W0
$$\overline{\text{Wev}}$$
 Iw T8 $\overline{\text{W7}}$ $\overline{\text{W9}}$ W10 $\overline{\text{W11}}$ $\overline{\text{Wh}}$ + . . .

where:

$$Wev = W8 Wn2 W7 Wn1 + \overline{W8} \overline{Wn2} W7 Wn1 + \overline{W8} \overline{Wn2} \overline{W7} \overline{Wn1} + W8 Wn2 \overline{W7} \overline{Wn1}$$

$$rWf = \overline{W7} \overline{W8} W4 (T6 + T5) + \dots$$

$$Trqw = \overline{Wf} W0 \overline{Wh} Iw \overline{Iwf}$$

and W7 W9 W10 W11 Wh indicates that a scan operation is not taking place.

3. 162 As a result of one Time Share operation, Wf is set.

$$sWf = Iwa \overline{Mit} TO + \dots$$

The Character Counter is reloaded with its original count, making Wev true and the flush operation ceases.

3. 163 The Halt Detector, Wh, is now permitted to set. For Magnetic Tape operation this occurs upon receipt of a Halt Signal, Whs.

sWh = Whs W11 T8 + Wg
$$\overline{W9}$$
 $\overline{W11}$ \overline{Iwh}
(Iwf + Wev Wf) T8 Iwg + . . .

Before the buffer is cleared, the buffer is again flushed but a Time Share Request, Traw, is inhibited.

$$sW4 = Wh Wf T8 + . . .$$

$$rWf = \overline{W7} \overline{W8} W4 (T6 + T5) + \dots$$

$$T_{raw} = \overline{Wf} W0 \overline{Wh} Iw \overline{Iwf}$$

The buffer is then cleared.

$$Wc = Wh \overline{Wf} (T3 - T0) + \dots$$

If the End-of-Record Interrupt Enable, Iwi, has been previously armed, an End-of-Record Interrupt, I2w, occurs.

$$sWsc = Wh \overline{Wf} T8 + \dots$$

 $rWsc = Wsc T8 \overline{Iwg}$

$$rIwj = I2w Iwj T8 + . . .$$

rIwg = Wsc Iwg
$$\overline{W10}$$
 $\overline{W11}$ $\overline{W12}$
 $\overline{W13}$ $\overline{W14}$ T8 + . . .

3. 166 Read C words. When C equals zero or when the End-of-Record is encountered, the device is disconnected and the channel becomes inactive. If the channel disconnects because of a zero count, an EOR interrupt (if armed) is generated in addition to the count-equalzero interrupt. If both are armed, the count-equalzero interrupt occurs first.

When the W-Register acquires the specified number of characters, a Time Share Request, Trqw, is generated.

When memory is accessed, the interlace registers are counted by the Interlace Count Trigger, Iwa.

Zero Word Count, Iwf, may occur and the Interlace Active flip-flop, Iw, is reset.

Iwf = Wc0 Wc1...Wc13 Wc14
$$\overline{E_W}$$

$$rIw = Iwf T8 + \dots$$

If the zero Word Count Interrupt Enable, Iwk, has been previously armed, then an I'lw interrupt occurs.

Ilw = Iwg
$$\overline{Iw}$$
 Iwf Iwk + . . .

$$rIwk = I1w Iwk T0 + \dots$$

The Halt Detector is set.

$$sWh = \overline{W9} \overline{W11} Iwg \overline{Iwh} Iwi Iwf T8 W0 + . . .$$

The buffer is flushed, but no Time Share Request, Trqw, may be initiated.

$$sW4 = Wh Wf T8 + \dots$$

$$rW4 = W4 T0 + \dots$$

$$rWf = \overline{W7} \overline{W8} \overline{18} + \dots$$

$$Trqw = \overline{Wf} W0 \overline{Wh} Iw \overline{Iwf}$$

The channel is cleared and the peripheral device disconnected.

$$Wc = Wh \overline{Wf} (T3 - T0) + \dots$$

If the End-of-Record Interrupt Enable, Iwi, has been previously armed, and End-of-Record Interrupt, I2w, occurs.

$$sWsc = Wh \overline{Wf} T8 + ...$$

$$rWsc = Wsc \overline{Iwg} T8$$

$$I2w = Wsc \overline{Iwj} Iwg + ...$$

$$rIwj = I2w \overline{Iwj} T8 = ...$$

$$rIwg = Wsc \overline{Iwg} \overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14}$$

$$T8 + ...$$

Should an End-of-Record occur before Zero Word Count is established, the End-of-Record Detector is set.

$$sWg = Mtgw T0 Iwg W11 (W0 \overline{W9} + . . .)$$

$$+ Whs (\overline{17} - \overline{10}) \overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14}$$

$$+ \overline{W9} \overline{W10} \overline{W11} \overline{W12} \overline{W13}$$

$$(\overline{Rw1} \overline{Rw2} \overline{Rw3} \overline{Rw4} \overline{Rw5} \overline{Rw6} \overline{Rwp})$$

$$W5 (\overline{17} - \overline{10}) \overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14}$$

Any characters remaining in the W-Register are flushed and a Time Share Request, Traw, is generated.

sW4 =
$$\frac{\text{Iwg Wg Wf W0 }\overline{\text{Wev Iw}}}{\overline{\text{Wh}}}$$
 T8 + . . .

where:

$$Wev = W8 W_{n2} W7 W_{n1} + W8 W_{n2} W7 W_{n1} + W8 W_{n2} W7 W_{n1} + W8 W_{n2} W7 W_{n1}$$

rWf =
$$\overline{W7} \overline{W8} W4 (T6 + T5) + ...$$

Traw = $\overline{Wf} W0 \overline{Wh} Iw \overline{Iwf}$

As a result of the Time Share operation, Wf, is set.

$$sWf = Iwa \overline{Mit} TO$$

When the term Wev is true the flush and store operation ceases. The Halt Detector, Wh, is permitted to set

sWh = Whs W11 T8 + Wg
$$\overline{W9}$$
 $\overline{W11}$ \overline{Iwh}
(Iwf + Wev Wf) T8 Iwg + . . .

Before the buffer is cleared, the buffer is again flushed but a Time Share Request, Traw, is inhibited.

$$sW4 = Wh Wf T8 + ...$$
 $rWf = \overline{W7} \overline{W8} W4 (T6 + T5) + ...$
 $Trgw = \overline{Wf} W0 \overline{Wh} Iw \overline{Iwf}$

The buffer is then cleared.

$$Wc = Wh \overline{Wf} (T3 - T0) + \dots$$

If the End-of-Record Interrupt Enable, Iwj, has been previously armed, an End-of-Record Interrupt, I2w, occurs.

$$sWsc = Wh \overline{Wf} T8 + \dots$$

$$rWsc = Wsc \overline{Iwg} T8$$

$$I2w = Wsc Iwj Iwg + \dots$$

$$rIwk = I2w Iwk T8 + \dots$$

$$rIwg = Wsc Iwg \overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14}$$

$$T8 + \dots$$

3. 167 Should an IOSD mode be used on input with magnetic tape devices, no disconnect will occur at Iwf. Should additional characters enter the buffer after Iwf, a rate error may occur.

sWe =
$$W0 \overline{W6} W5 Ecw T8 + \dots$$

Disconnect occurs upon receipt of a Halt Signal, Whs, from the magnetic tape system.

$$sWh = Whs W11 T8 + ...$$
 $sW4 = Wh Wf T8 + ...$
 $rW4 = W4 T0 + ...$
 $rWf = \overline{W7} \overline{W8} W4 (T6 + T5) + ...$
 $Wc = Wh \overline{Wf} (T3 - T0) + ...$

3. 168 IORP - Iwg Iwh Iwi

3.169 Input

3. 170 Read C words. If the channel counts C down to zero before the peripheral device encounters the Endof-Record (EOR), the channel ignores the rest of the record (to the End-of-Record). When the peripheral device sends the End-of-Record signal to the channel, the channel sets its End-of-Record Indicator; this signal sets the End-of-Record interrupt (if armed). The channel does not disconnect. The channel is now in an "Inter-Record" condition.

- 3. 171 When the peripheral device is magnetic tape, the tape continues to move when the tape handler encounters the End-of-Record. The End-of-Record occurs when the tape read-heads encounter tape gap; this also causes a Tape Gap signal to come high. If the program executes a new read tape or scan tape EOM during the inter-gap time (approximately one millisecond while the Tape Gap signal is high), the tape remains in motion and proceeds to read or scan the next record. If the program executes no such EOM before the Tape Gap signal drops, the channel disconnects and the tape comes to a stop. No additional interrupt occurs. This is the only condition that causes a channel to disconnect automatically in an IORP.
- 3. 172 All other input devices remain connected until the program takes further action. The paper tape reader remains in motion; the program should issue a "disconnect channel" instruction if the program is not reading any more tape. To proceed after the End-of-Record occurs, the program first executes a Buffer Control mode EOM to re-initialize the Channel Unit Address Register and then reloads the interlace portion of the channel (the program can alert the Interlace via the Buffer Control EOM). Otherwise, the channel immediately terminates any attempt to use its interlace portion since the channel is aware that it is still active and in the Endof-Record condition. When the program continues from an Inter-Record condition, the program should use an extended mode terminal function. An IORP should not be used to read with devices that do not have EOR signals (e.g., the typewriter).
- 3. 173 When the W-Register acquires the specified number of characters, a Time-Share Request, TRQW, is generated.

$$Trqw = \overline{Wf} W0 \overline{Wh} Iw \overline{Iwf}$$

When memory is accessed, the interlace registers are counted by Interlace Count Trigger, Iwa.

$$Iwa = Rwx Tsm$$

Zero Word Count, Iwf, may occur and the Interlace Active flip-flop, Iw, is reset.

$$Iwf = Wc0 Wc1 . . . Wc13 Wc14 \overline{Ew}$$

$$rIw = Iwf T8 + . . .$$

If the Zero Word Count Interrupt Enable, Iwk, has been previously armed, then an Ilw interrupt occurs.

Ilw = Iwg
$$\overline{\text{Iw}}$$
 Iwf Iwk + . . .

rIwk = Ilw Iwk T8 + . . .

3. 174 Additional characters entering the channel after Zero Word Count has been reached are precessed into the W-Register.

However, Time Share Requests, Trqw, are inhibited.

$$Trqw = \overline{Wf} W0 \overline{Wh} Iw \overline{Iwf}$$

Parity and rate errors cannot occur after Zero Word Count.

sWe =
$$\overline{\text{W9 W6 W5 W4}}$$
 Rwp $\overline{\text{Wg}}$ Npw ($\overline{\text{Iwg}}$
+ Iwi + $\overline{\text{Iwf}}$) + W0 W5 $\overline{\text{W6}}$ Ecw T8 + . . .

Detection of magnetic tape gap, photoreader gap or a halt signal sets the End-of-Record Detector.

$$sWg = Mtgw T0 Iwg W11 (W0 \overline{W9} + ...) + Whs (\overline{17 - T0}) \overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14} + \overline{W9} \overline{W10} \overline{W11} W12 \overline{W13} (Rw1 Rw2 Rw3 Rw4 Rw5) \overline{Rw6} \overline{Rwp}) W5 (\overline{17 - T0}) \overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14}$$

If the End-of-Record Detector is set before Zero Word Count has occurred, then the buffer is flushed and the completed word is stored in memory.

$$sW4 = Iwg Wg Wf W0 \overline{Wev} Iw \overline{W7} \overline{W9} W10 W11 \overline{Wh} T8 + ...$$

 $rW4 = W4 T0 + ...$

where:

$$Wev = W8 Wn2 W7 Wn1 + W8 Wn2 W7 Wn1 + W8 Wn2 W7 Wn1 + W8Wn2 W7 Wn1$$

Wf is reset and Time Share Request is inhibited.

rWf =
$$\overline{W7} \overline{W8} W4 (T6 + T5) + ...$$

Trqw = $\overline{Wf} W0 \overline{Wh} Iw \overline{Iwf}$
sWf = $Iwa \overline{Mit} T0 + ...$

If Wg is set, Wsc is set after the buffer is flushed or immediately if Zero Word Count exists.

sWsc = Wg Iwg Iwh (Wev Wf + Iwf) T8 + ...
rWsc = Wsc
$$\overline{\text{Iwg}}$$
 T8

If the End-of-Record Interrupt Enable, Iwi, has been previously armed, an I2w interrupt occurs.

$$I2w = Wsc Iwj Iwg + ...$$

 $rIwj = I2w Iwg T8 + ...$

3. 175 In general, the buffer does not disconnect, as the Halt Detector has not been set. For magnetic tape operation, a new EOM may be given within 0.75 millisecond from the occurrence of I2w to permit the magnetic tape system to proceed to a new record. In the case of magnetic tape, failure to give an EOM results in the tape stopping and the buffer disconnecting.

$$sWh = Whs W11T8 + \dots$$

The buffer is flushed but not stored as Traw is inhibited.

$$sW4 = Wh Wf T8 + ...$$

$$rW4 = W4 T0 + ...$$

$$rWf = \overline{W7} \overline{W8} W4 (T6 + T5)$$

$$Traw = \overline{Wf} W0 \overline{Wh} Iw \overline{Iwf}$$

The buffer is cleared.

$$Wc = Wh \overline{Wf} (T3 - T0) + \dots$$

- 3. 176 IOSP Iwg Iwh Iwi
- 3.177 Input
- 3. 178 Read C words. If the channel counts C down to zero before the peripheral device encounters the End-of-Record, the channel generates a Count Equals Zero interrupt (if armed). The program should reload the interlace portion of the channel to continue reading the record. As far as the peripheral device knows, nothing happens at this time. Failure to reload the Interlace before the peripheral device sends enough characters to overfill the channel buffer causes a rate error; this sets the channel error indicator.

3. 179 When the peripheral device encounters the End-of-Record, IOSP operates identically like the IORP command. An IOSP is identical to an IORP in operation except that when Zero Word Count occurs it is anticipated that the interlace will be reloaded. Failure to reload the interlace in time results in rate errors. Parity error detection is not inhibited after Zero Word Count.

sWe =
$$\overline{\text{W9 W6 W5 W4}}$$
 Rwp $\overline{\text{Wg Npw (Iwi + . . .)}}$
+ W0 $\overline{\text{W6}}$ W5 Ecw T8 + . . .

3. 180 PIN ADDRESS COUNTER

3. 181 The PIN Address Counter flip-flop allows a PIN instruction to interrogate the Interlace Address Counter. The flip-flop is set by an I/O Unit Control instruction EOM (Ioc) in which the address bits are "zeros" and bit 13 is a "one". Bit 17 of the instruction selects either the W or Y channel TMCC.

sWpa =
$$Ioc \overline{C17} C13 \overline{C19} \overline{C20} \overline{C21} \overline{C22} \overline{C23} T0$$

The Ioc signal indicates that an I/O control instruction is being processed and also distinguishes between the W-Y channels and the C-D channels.

$$Ioc = Ioc 1 \overline{C1} \overline{Er} Qr3$$

$$Ioc 1 = Iom \overline{C10} C11$$

$$\overline{C1} \text{ becomes C1}$$

$$for TMCC-C \& D$$

3. 182 After Wpa is turned on, the Interlace Memory Address Counter flip-flops are gated to the CPU via the parallel input lines CdO - Cd23. For this purpose, only fifteen of the lines are required.

The dotted lines indicate other parallel signals may be connected to the same lines.

3.183 When a PIN instruction is executed, Wpa is re reset and the interrogation is complete.

$$rWpa = Pin TO + St$$

3.184 GLOSSAR	Y OF LOGIC TERMS	I2w	An interrupt signal indicating in the compatible mode that the input or out-
Buc	A control signal derived from the EOM instruction used to activate the TMCC and peripheral devices.		put process has been terminated and the external device has been discon- nected and in the extended mode indicating that an End-of-Record condition has been detected.
C0 - C23	The 24 signals received from the C register in the CPU.	Ioc	An input/output control signal derived from Eom.
Clx	A signal from the C1 flip-flop in the C register in the CPU. CTx is uti-lized to distinguish between TMCC	/ <u>Ir0/</u> - / <u>Ir14/</u>	Interlace address signals transmitted to the CPU.
	W or Y and TMCC C or D. Clx becomes Clx for TMCC C or D.	Iw	A flip-flop which when set denotes that the interlace system is active.
C21r - C23r	Signals from the C register in the CPU used when serial transfers occur from the C register to the W register.	Iwa	A signal which counts the interlace word and address counters when a memory access is performed.
Cd0- Cd23	Input data lines that are read by the C register in the CPU during a PIN instruction.	Iwc	A signal occurring during the interlace loading sequence which clears the interlace registers.
/ Ci0 / - / Ci23 /	The 24 signals derived from the C register in the CPU and transmitted on the interconnecting cable	Iwe	A signal occurring during the EOM instruction of an interlace loading sequence which sets the high order bits of the interlace counters and set
Cpr	A signal from the CPU indicating the parity of C21r - C23r from the C	. .	several flip-flops used in the ex- tended mode.
	register as information is serially transmitted to the TMCC.	Iwf	A signal denoting that the Interlace Word Count Register has reached zero word count.
Ecw	The clocking signal from external devices used in clocking of information into or out of the TMCC.	Iwg	A flip-flop which when set denotes extended mode operation.
En + En	A signal from the CPU denoting that interrupt system is enabled.	Iwh, Iwi	Two flip-flops comprising the Channel Command Register used in the ex- tended mode to control terminal
Eom	A signal from the CPU occurring during an EOM instruction.	Iwj	functions of the TMCC. The Channel Command Interrupt
Er	A signal which inhibits Eom and Ioc to external devices when an Inter– lace Prepare flip–flop has been set.		Enable flip-flop used in the extended mode to permit selective arming of the I2w interrupt signal.
Ew	A flip-flop which when set prepares the interlace to be loaded.	Iwk	The Channel Command Interrupt Enable flip-flop used in the extended mode to permit selective arming of the Ilw interrupt signal.
Ilw	An interrupt signal indicating in the compatible mode that a WIM or MIW instruction should either empty or load the TMCC and in the extended mode indicating that the interlace word count is zero.	Iwp	A signal occurring during the POT instruction of an interlace loading sequence which sets initial word count and memory address information into the Interlace Word and Address Counters.

/Kcc0/-/Kcc2/	Switch controlled signals from the Control Console used to select a particular TMCC or DACC for Unit Address and Error display on the Control Console.	/RaO/-/Ra3/	Signals from the TMCC to the CPU denoting which particular TMCC's are active. These signals are displayed on the SDS 9300 Control Console and not used on the SDS 930.
/Kcclx/	A switch controlled signal used to distinguish between TMCC W or Y and TMCC C or D. /Kccl/ becomes /Kcclx/ for TMCC C or D.	/Rd9/-/Rd14/	Signals from the TMCC to the CPU denoting Unit Address Register contents for the particular TMCC selected for displays. These signals are displayed on the Control Console.
Kccw	A signal decoded from /Kcc0/- /Kcc2/ such that when true enables displaying the TMCC-W Unit Address and Error status.	/Rde/	A signal from the TMCC to the CPU denoting the status of the Error Detector for the particular TMCC selected for display. This signal is
Mit	A signal derived from memory indi- cating the DACC is in process of	/ReO/-/Re3/	displayed on the Control Console.
Mtgw	The magnetic tape gap signal generated by the magnetic tape system.	/ ReU/ =/ Re3/	Signals from the TMCC to the CPU denoting the Error Detector status for each particular TMCC. These signals are displayed on the SDS 9300 Control Console and not used on the
Npw	A signal from external devices used to inhibit parity checking by the		SDS 930.
	TMCC. When Npw is low, parity checking is inhibited.	/Rr1/-/Rr3/	Serial data signals transmitted from the TMCC to the CPU during time share operations.
05, Pwy	A signal from the CPU Operation Code Register, of the SDS 925 and 930. "05" is always true from the 9300.	Rt	A ready signal from the TMCC on external devices used to release PIN or POT instructions from \emptyset 2.
Pin	A signal from the CPU derived from a PIN instruction.	Rti	A signal from the CPU to external devices indicating that a PIN instruction has terminated.
Pot	A signal from the CPU derived from a POT instruction.	Rw1-Rw24	Twenty four flip-flops comprising the
Qr1-Qr4	The four flip-flops in the TMCC comprising the pulse counter.		character buffer. Rw1 through Rw6 are basic. Rw7 through Rw12 are optionally added to expand the character buffer to 12 bits. Rw7 through
Qql	Timing signal sent to external devices which is true from T5 through T0.		Rw24 are optionally added to expand the character buffer to 24 bits. TMCC
Qq2	Timing signal sent to external devices which is true from T6 through T3.		Y, C, D are the only buffers which may be expanded.
Qq3	Timing signal sent to external devices which is true from T7 through T4.	Rwp	The parity flip-flop in the TMCC. An "odd" parity system is used.
Qw2	Timing signal which varies when a TMCC character length is expanded.	Rwx	A flip-flop in each TMCC which is set if a Time Share Request for the particular TMCC can occur.
/ R9 /	A signal transmitted from the TMCC to the CPU defining whether the TMCC memory access operation is a load or store.	/Rwy1/-/Rwy3/	Serial data signals transmitted from the TMCC to the CPU during WIM instructions.
	,		

Rx	A signal from the CPU denoting that a WIM or MIW instruction is occurring.	W4	A flip-flop in the TMCC which controls the precessing of data between the Character Buffer and the W register.
Sio	A response signal from peripheral devices interrogated by an SKS instructions.	W5	A flip-flop which detects that a precess should occur.
Skss	A signal generated in the CPU during SKS instructions and sent to external equipment to be used as a strobe.	W6	A flip-flop which detects that an external clock is present.
/ Skz /	A signal generated by TMCC's or DACC's which is sent to the CPU for	W7, W8	Two flip-flops comprising the Character Counter.
Ssc	A response signal from external sys-	W9	A flip-flop which is part of the Unit Address Register defining whether a process is input or output.
St	tems equipment interrogated by SKS instructions. A signal from the CPU derived from	W10-W14	The Unit Address Register which designates to the TMCC and peripheral devices which device is activated.
Sys	the manual start button. A control signal for systems commu-	Wa0-Wa14	Fifteen flip-flops comprising the Interlace Address Register.
T8, T7-T0,	nication derived from EOM. Timing pulses used in the TMCC de-	Wb1-Wb3	Inputs to the W register from the Character Register which will vary
T6 + T5, T6-T0, T4-T0, T3-T0, T0	coded from the Pulse Counter, Qr1		depending on whether the TMCC is expanded.
Трс	A timing pulse from the CPU used to synchronize the Pulse Counter, Qr1 through Qr4 in the TMCC with the	Wc	The signal which resets the TMCC and prepares it for a new operation.
	Pulse Counter, Q1 through Q6, in the CPU.	Wc0-Wc14	Fifteen flip-flops comprising the Interlace Word Counter.
Trq	A signal transmitted from the TMCC to the CPU indicating that a TMCC	We	The Error Detector flip-flop.
_	requests a Time Share operation.	Wes	An error signal from peripheral devices.
Trqx	A signal transmitted from TMCC C and D indicating to TMCC W and Y that TMCC C and D are requesting a Time Share operation.	Wev	A signal which when true indicates that the Character Counter is set to the same character count as it was when initially set up by the EOM.
Trqw	A signal generated by TMCC-W indicating that TMCC-W is requesting a Time Share operation.	Wf	A flip-flop which when reset denotes on input that the W register is full and on output that the W register is
Tsm	A signal from the CPU indicating that the interlace address counter infor- mation has been received by the CPU.	Wg	empty. A flip-flop used to detect End-of- Record conditions.
Tsr	A signal from the CPU indicating that a Time Share operation is in process.	Wh	The Halt Detector flip-flop.

Whs	A halt signal from peripheral devices.
Wn1-Wn3 W0	The "now" flip-flops of the W register. The Halt Interlock flip-flop used on output to enable the Halt Detector after output has been terminated and used on input to denote that the input process has proceeded to process characters.
Wpa	The PIN Address Counter flip-flop which when set allows a PIN instruction to interrogate the Interlace Address Counter.
Wr1-Wr3	The "read" flip-flops of the W register.
Ws	The signal derived from an EOM instruction which initially sets up the TMCC.
Wsc	The Signal Complete flip-flop.
Ww1-Ww3	The signals which permit "writing" into the W register.
Wxx	A signal which denotes that an MIW, WIM or Time Share operation is occurring.
Zw1-Zw24	The twenty four inputs to the Character Register from peripheral devices.
Zwp	The input to the Parity flip-flop from peripheral devices.

3.185 LOGIC EQUATIONS

3.186 Pulse Counter

$$T8 = Qr1 \overline{Qr3} \overline{Qr4}$$

$$T6 + T5 = Qr2 Qr4$$

$$T7 - T4 = Qr4$$

$$T7 - T0 = Qr3 + Qr4$$

$$T6 - T0 = Qr3$$

$$T6 - T3 = (Qr4 + \overline{Qr1} \overline{Qr2}) Qr3$$

$$T3 - T0 = Qr3 \overline{Qr4}$$

T0 =
$$\overline{Qr1} Qr2 \overline{Qr4}$$

$$T5 - T1 = Qr3 \overline{Qr1} \overline{Qr4} \overline{T0}$$

$$T5 - T0 = Qr3 \overline{Qr1} \overline{Qr4}$$

3.187 Buc, Ioc, Sys, etc.

Buc	= Eom C10 C11 C1*
Ioc1	= Eom $\overline{C10}$ C11
Ioc	= Ioc1 C1 Er Qr3*
Svs	= Fom C10 C11 $\overline{C9}$

^{*}C1 becomes C1 for TMCC-C and TMCC-D

3.188 CPU Signals Received

C0	= / Ci0/
C1	=
C2	=
C3	=
C4	=
C5	=
C6	=
C7	=
C8	=
C9	=
C10	= !
C11	= !
C12	=
C13	=
C14	=
C15	=
C16	=
C17	$= \sqrt{\overline{Ci17}/}$

C18	= / Ci18 /
C19	=
C20	=
C21	=
C22	= }
C23	= / Ci23 /
Tpc	= / Tpc /
Eom	= / Eom/
Pot 1	= /Pot/
Pin	= /Pin/
Rti	$= \sqrt{Rti}/$
Cpr	= / Cpr/
C21r	$=\sqrt{\overline{C21r}/}$
C22r	$=\sqrt{\overline{C22r}/}$
C23r	$=$ $\sqrt{\overline{C23r}/}$
Rx	$= \sqrt{\overline{Rx}}$
Tsm	= /Tsm/
Tsr	$= \sqrt{\overline{Tsr}}/$
C1x	= $\overline{/C1x}$ / *For TMCC-C and TMCC-D: — C1x = $\overline{/C1x}$ /
Pwy	$= /\overline{Pwy}/$ (Pwy = 05 for 92200 and 92210)
Mit	= /Mit/
En + En	= / En + (En /
St	$= /\overline{\overline{St}}/$
Skss	$= \sqrt{\overline{Skss}}/$
Kccw	$= /\overline{Kcc0/ + /Kcc1/ + /Kcc2/*}$
Kcc2	$= /\overline{\text{Kcc2}}/$
Кссу	$= /\overline{Kcc0/ + /Kcc1/ + /\overline{Kcc2}/*}$

*For TMCC-C and TMCC-D, /Kcc1/ becomes /Kcc1/

3.189 Input/Output Signals Generated

```
= C7
           = C8
           = C9
           = C10
           = C11
           = C12
           = C13
           = C14
           = C15
           = C16
           = C17
           = C18
           = C19
           = C20
           = C21
           = C22
           = C23
           = C17
           = Cpr
                         (93200 and 92331 only)
           = Qr3 (\overline{Qr1} \overline{Qr4}) = T5 - T0
           = (T7 - T3) Qr3 = T6 - T3
           = Qr4 = T7 - T4 Replaces Mtgw on POT
                               connectors at 23F & 24F
           = Buc
  Buc
  loc 
           = Ioc
           = Eom \overrightarrow{Er}
  Eom
           = Sys (T5 - T1) Tsr Pwy (delete Pwy for
                                       92200 and 92210)
  St
           = St
  Pin
           = Pin
  Potî
           = Pot 1
           = Pot 1 (T5 - T1) Tsr Pwy (delete Pwy for
  Pot 2
                                      92200 and 92210)
  Rti
           = Rti
  Skss
           = Skss
3.190 CPU Signals Generated
```

= W9 Kccw Y9 Kccy . . .

 $\overline{Rd10}$ = $\overline{W10}$ Kccw $\overline{Y10}$ Kccy . . .

/<u>Rd9</u>/

/Rd11/	= W11 Kccw Y11 Kccy	(Cd7)	= (Cd7)
/Rd12/	= W12 Kccw Y12 Kccy	<u>C48</u>	= Cd8
/Rd13/	= W13 Kccw Y13 Kccy	$\overline{\text{Cd9}}$	= Cd9)Wa0 Wpa Ya0 Ypa
/Rd14/	= W14 Kccw Y14 Kccy	Cd10	= Cd10 Wa1 Wpa Ya1 Ypa
/Rde/	= We Kccw Ye Kccy	ट्या	= (Cd1) Wa2 Wpa Ya2 Ypa
/R a0 /	$= \overline{\overline{W10}} \overline{W11} \overline{W12} \overline{W13} \overline{W14}$	(cd12)	= Cd12)Wa3 Wpa Ya3 Ypa
	$\overline{Ra2}$ for TMCC-C	C <u></u> 3	= Cd13 Wa4 Wpa Ya4 Ypa
/ Ra 1/	$= \overline{Y10} \overline{Y11} \overline{Y12} \overline{Y13} \overline{Y14}$	Cd14)	= Cd14)Wa5 Wpa Ya5 Ypa
	$\overline{Ra3}$ for TMCC-D	Cd15	= Cd15 Wa6 Wpa Ya6 Ypa
/ReO/	= We $\sqrt{Re2}$ for TMCC-C	Calg	= Cd16 Wa7 Wpa Ya7 Ypa
/ Re 1 /	= Ye $\sqrt{\overline{Re3}}$ for TMCC-D	(Ca17)	= Cd17Wa8 Wpa Ya8 Ypa
$\sqrt{\overline{Wf}(W0+\overline{W9})}$	$= \overline{\overline{Wf} (W0 + \overline{W9})}$	<u>C918</u>	= Cd18 Wa9 Wpa Ya9 Ypa
$\sqrt{\overline{Yf}} (Y0 + \overline{Y9})/$	$= \overline{\overline{Yf} (Y0 + \overline{Y9})}$	(ट्वार्क)	= (Cd19)Wa10 Wpa Ya10 Ypa
/Trq/	= Trqw Trqy Trqx	(Cd20)	= Cd20Wall Wpa Yall Ypa
/Ilw/	= Ilw /Ilc/ for TMCC-C	Cd21)	$= \overline{\text{Cd21}}\overline{\text{Wa12 Wpa}} \overline{\text{Ya12 Ypa}} \dots$
/I2w/	$= \overline{\overline{12w}} / I2c / \text{ for TMCC-C}$	€d22	= Cd22 Wal3 Wpa Yal3 Ypa
/Ily/	= Ily /Ild/ for TMCC-D	€d23	= Cd23 Wal4 Wpa Yal4 Ypa
/I2y/	$= \overline{\overline{12y}} / \overline{12d} / \text{ for TMCC-D}$	(Rt	= Rt Wap + Ew Yap + Ey
/Skrz/	= Skr C10 C11 Ssc C1 C9	(Cd24)	=(Cd24) (93200 and 93221
	C10 C11 Sio*	_	only)
*Ti becomes C1 fo	or TMCC-C and TMCC-D	Bt	=(BT) (93200 and 93221 only)
/Rr 1/	= Wrl Rwx Yrl Ryx	· / <u>IrO</u> /	$= \overline{\text{Wa0 Rwx}} \overline{\text{Ya0 Ryx}} \dots$
/R r2 /	$= \overline{\text{Wr2 Rwx}} \overline{\text{Yr2 Ryx}} \dots$	/ Ir1 /	= Wal Rwx Yal Ryx
/ Rr3 /	= Wr3 Rwx Yr3 Ryx	$/\overline{\text{Ir2}}/$	= Wa2 Rwx Ya2 Ryx
/ Rwy 1 /	= Wrl Pwy Yrl Pwy	$\overline{Ir3}$	= Wa3 Rwx Ya3 Ryx
	(Pwy = 05 for 92200 and 92210)	/ <u>Ir4</u> /	$= \overline{\text{Wa4 Rwx}} \overline{\text{Ya4 Ryx}} \dots$
$\overline{Rwy2}$	= Wr2 Pwy Yr2 Pwy	/ <u>Ir5</u> /	$= \overline{\text{Wa5 Rwx}} \overline{\text{Ya5 Ryx}} \dots$
	(Pwy = 05 for 92200 and 92210)	/ <u>Ir6</u> /	= Wa6 Rwx Ya6 Ryx
/Rwy3/	= Wr3 Pwy Yr3 Pwy	/ <u>Ir7</u> /	$= \overline{\text{Wa7 Rwx}} \overline{\text{Ya7 Ryx}}$
_	(Pwy = 05 for 92200 and 92210)	/ <u>Ir8</u> /	$= \overline{\text{Wa8 Rwx}} \overline{\text{Ya8 Ryx}} \dots$
<u>C90</u>	= CdO	/ <u>Ir9</u> /	$= \overline{\text{Wa9 Rwx}} \overline{\text{Ya9 Ryx}} \dots$
<u>Cai</u>	= (<u>Cd1</u>)	/ <u>Ir10</u> /	$= \overline{\text{Wa10 Rwx}} \overline{\text{Ya10 Ryx}} \dots$
<u>Ca2</u>	= Cd2	/ <u>Ir11</u> /	= Wall Rwx Yall Ryx
(टाउँ)	= <u>Cd3</u>	/ <u>Ir12</u> /	= Wal2 Rwx Yal2 Ryx
(<u>ca4</u>)	=(Cd4)	/Ir13/	= Wal3 Rwx Yal3 Ryx
<u>Ca5</u>	= Cd5	/Ir14/	= Wal4 Rwx Yal4 Ryx
<u>C99</u>	=(<u>Cd6</u>)	/ R9 /	= W9 Rwx Y9 Ryx

3.191 TMCC Signals Received

$$Er = \overline{/Er}/$$

$$Trqx = \sqrt{Trqx}$$

3.192 Input/Output Signals Received

3.193 TMCC Signals Generated

$$\overline{/Er/} = \overline{Ew} \overline{Ey} . . .$$
 $\overline{/Trqx/} = \overline{\overline{Trq(c)} \overline{Trq(d)}}$

3.194 LOGIC EQUATIONS FOR W BUFFER

3.195 Unit Address Register

sW14 = Ws C23

rW14 = Wc

sW13 = Ws C22

 $rW13 = W_{c}$

sW12 = Ws C21

rW12 = Wc

sW11 = Ws C20

 $rW11 = W_{c}$

sW10 = Ws C19 + (Ioc C12 C17 C19)

C20 C21 C22 C23) W9 W10

 $rW10^{\circ} = Wc$

3.196 Input/Output

$$rW9 = Wc$$

3.197 Clear and Set Signals

We = Buc
$$\overline{C17}$$
 (T6 + T5) + Wh \overline{Wf} (T3 - T0) + St

Ws = Buc
$$\overline{C17}$$
 (T3 - T0)

3.198 Clock Counter

sW6 =
$$\overline{W5}$$
 Ecw T8 $\overline{W10}$ $\overline{W11}$ $\overline{W12}$ $\overline{W13}$ $\overline{W14}$

$$rW6 = W5 T0 + Wc$$

sW5 =
$$\overline{\text{W5}}$$
 W6 $\overline{\text{Ecw}}$ T0 + Ws C13 C18 T0 $\overline{\text{W10}}$ $\overline{\text{W11}}$ $\overline{\text{W12}}$ $\overline{\text{W13}}$ $\overline{\text{W14}}$

$$rW5 = W4 T0 + Wc$$

sW4 = W5 Wf T8
$$\overline{\text{Wa}}$$

+ Iwg Wg Wf W0
$$\overline{\text{Wev}}$$
 Iw T8 $\overline{\text{W7}}$ $\overline{\text{W9}}$ W10 $\overline{\text{W11}}$ $\overline{\text{Wh}}$

$$rW4 = W4 T0 + W4 T8$$

3.199 Character Counter

sW8 = Ws C16

+ W7 W8 W4 T0

+ Wxx Wn2 (T7 - T0) W4

+ W7 W9 W10 W11 Wh

rW8 = W8 W4 T0 + Wc

sW7 = Ws C15

+ Wxx Wn1 (T7 - T0) W4

rW7 = Wc

+ W7 W8 W4 T0

3.200 Character Counter Even

Wev = W8 Wn2 W7 Wn1 +
$$\overline{W8}$$
 $\overline{Wn2}$ W7 Wn1
+ $\overline{W8}$ $\overline{Wn2}$ $\overline{W7}$ $\overline{Wn1}$ + W8 Wn2 $\overline{W7}$ $\overline{Wn1}$

3.201 Halt Interlock

 $sW0 = \overline{W9} W6 \overline{W8} Ecw$

+ Ws C18 W9

rW0 = Wc

+ (loc C12 C17 C19 C20 C21 C22 C23) W9 T0

+ W9 Iw Iwf (Iwg + Iwh + Iwi) T7 - T0

3.202 Computer Interlock

 $sWf = Wc \overline{Wh}$

+ Iwa Mit T0

+ Rx T0 Pwy *(Pwy = 05 for 92200)

*Rx is always false for TMCC-C

rWf =
$$\overline{W7} \overline{W8} W4 (T6 + T5)$$

+ $Ws C18$
+ $\overline{W9} W10 W11 W0 Mtgw \overline{W7} (T6 + T5) \overline{Wh}$

3.203 End-of-Record Detector

 $rWg = Wc + Wg \overline{Iwg} W11 T0$

3.204 Halt Detector

3.205 Signal Complete

sWsc. = Wg Iwg Iwh (Wev Wf + Iwf) T8
+ Wh
$$\overline{\text{Wf}}$$
 T8 + St
+ Ws $\overline{\text{C19}}$ $\overline{\text{C20}}$ $\overline{\text{C21}}$ $\overline{\text{C22}}$ $\overline{\text{C23}}$
rWsc = Wsc T8 $\overline{\text{Iwg}}$

3.206 Interrupt Signals

$$I lw = \overline{Wf} W0 \overline{Wh} (En + \overline{En}) \overline{lw} \overline{Ew} \overline{lwg}$$

$$+ Iwg \overline{lw} Iwf Iwk$$

$$I 2w = (En + \overline{En}) \overline{lwg} Wh \overline{Wf}$$

$$+ Wsc Iwj Iwg$$

3.208 Load Buffer from C

*Rx is always false for TMCC-C

3.209 Time Share Request

$$Trqw = \overline{Wf} W0 \overline{Wh} Iw \overline{Iwf}$$

3.210 Time Share Select

$$sRwx = \overline{Tsm} Trqw \overline{Trqy} \overline{Trqx} (\overline{17} - \overline{10})$$

$$rRwx = \overline{Tsm} T0$$

3.211 Time Share Priority

3.212 W Register

$$Ww1 = W4 W7 (\overline{17} - \overline{10}) + \overline{W4} Wn1 (\overline{17} - \overline{10}) + \overline{W4} Wn1 \overline{Wxx} + W4 Wb1 (T7 - T0) * + \overline{W4} C2Ir (T7 - T0) Wxx
$$Ww2 = W4 W8 (\overline{17} - \overline{10}) + \overline{W4} Wn2 (\overline{17} - \overline{10}) + \overline{W4} Wn2 \overline{Wxx} + W4 Wb2 (T7 - T0) * + \overline{W4} C22r (T7 - T0) Wxx$$$$

sWr1, 2,
$$3 = Ww1$$
, 2, 3 Delayed by 9 pulse times

$$sWn1$$
, 2, 3 = $Wr1$, 2, 3 respectively

$$\begin{cases}
Wb1 = \overline{W \times 12} \ \overline{W \times 24} \ Rw4 + W \times 12 \ Rw10 \\
+ W \times 24 \ Rw22 \\
Wb2 = \overline{W \times 12} \ \overline{W \times 24} \ Rw5 + W \times 12 \ Rw11 \\
+ W \times 24 \ Rw23
\end{cases}$$
for 93200 and 93221

Ww3	$= \overline{W4} Wn3 \overline{Wxx}$
	+ W4 Wb3 *
	+ W4 C23r Wxx

* Wb3 = $\overline{\text{Wx}12} \, \overline{\text{Wx}24} \, \text{Rw}6 + \text{Wx}12 \, \text{Rw}12$ for 93200 + Wx24 Rw24 and 93221

Wb1, 2, 3 equals Rw4, 5, 6 respectively for 92200 Wb1, 2, 3 equals Rw10, 11, 12 respectively for 92201 Wb1, 2, 3 equals Rw22, 23, 24 respectively for 92202

3.213 Character Buffer*

sRw1 = W4 $\overline{\text{Wxx}}$ (T7 - T0) Wn1 + $\overline{\text{W9}}$ W6 $\overline{\text{W5}}$ Zw1+ W4 Wxx C21r

 $rRw1 = W4 \overline{Wxx} \qquad \overline{Wn1} + \overline{W9} \overline{W6} \overline{W5} \overline{W4} + W4 \overline{Wxx} \overline{C21r}$

 $sRw2 = W4 \overline{Wxx} (T7 - T0) Wn2 + \overline{W9} W6 \overline{W5} Zw2 + W4 Wxx C22r$

 $rRw2 = W4 \overline{Wxx} \qquad \overline{Wn2} + \overline{W9} \overline{W6} \overline{W5} \overline{W4} + W4 \overline{Wxx} \overline{C22r}$

sRw3 = W4 $\overline{\text{Wxx}}$ (T7 - T0) Wn3 + $\overline{\text{W9}}$ W6 $\overline{\text{W5}}$ Zw3 + W4 Wxx C23r

rRw3 = W4 $\overline{\text{Wxx}}$ $\overline{\text{Wn3}} + \overline{\text{W9}} \overline{\text{W6}} \overline{\text{W5}} \overline{\text{W4}} + W4 \overline{\text{Wxx}} \overline{\text{C23r}}$

 $sRw4 = W4 \overline{Rw4} Rw1 + \overline{W9} W6 \overline{W5} Zw4$

 $rRw4 = W4 Rw4 \overline{Rw1} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

 $sRw5 = W4 \overline{Rw5} Rw2 + \overline{W9} W6 \overline{W5} Zw5$

 $rRw5 = W4 Rw5 \overline{Rw2} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

sRw6 = W4 $\overline{\text{Rw6}}$ Rw3 + $\overline{\text{W9}}$ W6 $\overline{\text{W5}}$ Zw6 rRw6 = W4 Rw6 $\overline{\text{Rw3}}$ + $\overline{\text{W9}}$ $\overline{\text{W6}}$ $\overline{\text{W5}}$ $\overline{\text{W4}}$

*For 12-bit extension, add Rw7 through Rw12

For 24-bit extension, add Rw7 through Rw24

Character Size

12 bit character = Wx12 (93200 and 93221 only) 24 bit character = Wx24 (93200 and 93221 only)

3.214 Character Buffer Extended to 12 Bits

 $sRw7 = W4 \overline{Rw7} Rw4 + \overline{W9} W6 \overline{W5} Zw7$

rRw7 = W4 Rw7 Rw4 + W9 W6 W5 W4

 $sRw8 = W4 \overline{Rw8} Rw5 + \overline{W9} W6 \overline{W5} Zw8$

rRw8 = W4 Rw8 $\overline{Rw5}$ + $\overline{W9}$ $\overline{W6}$ $\overline{W5}$ $\overline{W4}$

 $sRw9 = W4 \overline{Rw9} Rw6 + \overline{W9} W6 \overline{W5} Zw9$

 $rRw9 = W4 Rw9 \overline{Rw6} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

 $sRw10 = W4 \overline{Rw10} Rw7 + \overline{W9} W6 \overline{W5} Zw10$

 $rRw10 = W4 Rw10 \overline{Rw7} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

 $sRw11 = W4 \overline{Rw11} Rw8 + \overline{W9} W6 \overline{W5} Zw11$

 $rRw11 = W4 Rw11 \overline{Rw8} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

 $sRw12 = W4 \overline{Rw12} Rw9 + \overline{W9} W6 \overline{W5} Zw12$

 $rRw12 = W4 Rw12 \overline{Rw9} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

3.215 Character Buffer Extended to 24 Bits

 $sRw13 = W4 \overline{Rw13} Rw10 + \overline{W9} W6 \overline{W5} Zw13$

 $rRw13 = W4 Rw13 \overline{Rw10} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

 $sRw14 = W4 \overline{Rw14} Rw11 + \overline{W9} W6 \overline{W5} Zw14$

 $rRw14 = W4 Rw14 \overline{Rw11} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

 $sRw15 = W4 \overline{Rw15} Rw12 + \overline{W9} W6 \overline{W5} Zw15$

 $rRw15 = W4 Rw15 \overline{Rw12} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

 $sRw16 = W4 \overline{Rw16} Rw13 + \overline{W9} W6 \overline{W5} Zw16$

 $rRw16 = W4 Rw16 \overline{Rw13} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

 $sRw17 = W4 \overline{Rw17} Rw14 + \overline{W9} W6 \overline{W5} Zw17$

 $rRw17 = W4 Rw17 \overline{Rw14} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

 $sRw18 = W4 \overline{Rw18} Rw15 + \overline{W9} W6 \overline{W5} Zw18$

rRw18 = W4 Rw18 $\overline{\text{Rw15}}$ + $\overline{\text{W9}}$ $\overline{\text{W6}}$ $\overline{\text{W5}}$ $\overline{\text{W4}}$

 $sRw19 = W4 \overline{Rw19} Rw16 + \overline{W9} W6 \overline{W5} Zw19$

 $rRw19 = W4 Rw19 \overline{Rw16} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

 $sRw20 = W4 \overline{Rw20} Rw17 + \overline{W9} W6 \overline{W5} Zw20$

 $rRw20 = W4 Rw20 \overline{Rw17} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

 $sRw21 = W4 \overline{Rw21} Rw18 + \overline{W9} W6 \overline{W5} Zw21$

 $rRw21 = W4 Rw21 \overline{Rw18} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

 $sRw22 = W4 \overline{Rw22} Rw19 + \overline{W9} W6 \overline{W5} Zw22$

 $rRw22 = W4 Rw22 \overline{Rw19} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

 $sRw23 = W4 \overline{Rw23} Rw20 + \overline{W9} W6 \overline{W5} Zw23$

 $rRw23 = W4 Rw23 \overline{Rw20} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

 $sRw24 = W4 \overline{Rw24}Rw21 + \overline{W9} W6 \overline{W5} Zw24$

 $rRw24 = W4 Rw24 \overline{Rw21} + \overline{W9} \overline{W6} \overline{W5} \overline{W4}$

3.216 Parity Flip-Flop

 $sRwp = \overline{W9} W4 \overline{Rwp} (Wb1 \oplus Wb2 \oplus Wb3)$ (T7 - T0) Qw1 *

+ W9 W4 Rwp Wxx (Wn1+)Wn2+)Wn3)
Qw2 (T7 - T0) *

+ W9 W4 Rwp Wxx Cpr Qw2 (T7 - T0) *

+ W9 W6 W5 Zwp

+ Wf W5 T8 Rwp

 $rRwp = \overline{W9} W4 Rwp (Wb1 + Wb2 + Wb3)$ (77 - T0) Qw1 *

+ W9 W4 Rwp Wxx (Wn1+)Wn2+)Wn3)
Qw2 (T7 - T0) *

+ W9 W4 Rwp Wxx Cpr Qw2 (T7 - T0) *

+ W9 W6 W5 W4

+ Wf W5 T8 W9 Rwp

+ Wc

* Qw1 = $\overline{Wx12} \overline{Qr4} + \overline{Wx12} \overline{Wx24} \overline{Qr1} \overline{Qr4}$ (for 93200 and 93221)

Qw2 = $Wx12 Qr4 + \overline{Wx12} \overline{Wx24} \overline{Qr2} Qr4$ (for 93200 and 93221)

Qw1= Qr1 Qr4 for 92200

Qw1 = Qr4 for 92201

Qw1 is deleted for 92202

 $Qw2 = Qr2 \overline{Qr4}$ for 92200

 $Qw2 = \overline{Qr4}$ for 92201

Qw2 is deleted for 92202

3.217 Error Detector

sWe = $\overline{W9} \overline{W6} \overline{W5} \overline{W4} Rwp \overline{Wg} Npw$ ($\overline{Iwg} + Iwi + \overline{Iwf}$)

+ W0 W6 W5 Ecw T8

+ Wes

rWe = $Wc \overline{Wh}$

3.218 Interlace Prepare

 $sEw = Iwc \overline{Ew} (T3 - T0)$

rEw = Wc T0

+ Pot 1 (T3 - T0) Ew

3.219 Interlace Clear

Iwc = Eom C9 $\overline{C10}$ $\overline{C1}$ $\overline{C17}$ (T3 - T0) *

* C1 becomes C1 for TMCC-C

3.220 Interlace Load

Iwp = Pot 1 (T6 - T5) Ew

Iwe = Ioc 1 (T6 + T5) Ew

3.221 Interlace Active

sIw = Pot 1 (T3 - T0) Ew \overline{Iw}

 $rIw = Iwf T8 (\overline{T7 - T0})$

+ (Wc + Iwc + Ws C19 C20 C21 C22 C23)

(T3 - T0) Iw

3.222 Zero Count

Iwf = Wc0 Wc1 Wc2 Wc3 Wc4 Wc5 Wc6 Wc7

Wc8 Wc9 Wc10 Wc11 Wc12 Wc13 Wc14

Ew

3.223 Interlace Count Trigger

Iwa = Rwx Tsm

3.224 Interlace Counter Clock Enables

Computer Clock Enable:

Ew Iw

Counter Clock Enable:

Ēw

3.225 Extend Operations

slwg = Iwe C12

 $rlwg = Iwc + Wsc T8 \overline{W10} \overline{W11} \overline{W12} \overline{W13} \overline{W14} Iwg$

3.226 Channel Command Interrupt Enables

sIwi = Iwe C13 (Eor)

rIwj = Iwc + I2w T8 Iwj

sIwk = Iwe C14 (Iwf)

rIwk = Iwc + IIw T8 Iwk

3.227 Channel Command Register

sIwh = Iwe C15

rIwh = Iwc

sIwi = Iwe C16

rIwi = Iwc

3.228 Word Counter

 $sWc14 = Iwc + \overline{Ew} \overline{Wc14} Iwa \overline{Ew}$

 $rWc14 = Iwp C9 + \overline{Ew} Wc14 Iwa \overline{Ew}$

sWc13 = Iwc + Ew Wc13 Wc14 Ew

 $rWc13 = Iwp C8 + \overline{Ew} Wc13 \underline{Wc14} \overline{Ew}$

sWc12 = Iwc + Ew Wc12 Wc13 Wc14 Ew

 $rWc12 = Iwp C7 + \overline{Ew} \overline{Wc12} Wc13 \underline{Wc14} \overline{Ew}$

 $sWc11 = Iwc + \overline{Ew} \overline{Wc11} Wc12 Wc13 Wc14 \overline{Ew}$

 $rWc11 = Iwp C6 + \overline{Ew} Wc11 Wc12 Wc13 Wc14 \overline{Ew}$

 $sWc10 = Iwc + \overline{Ew} \overline{Wc10} Wc11 \overline{Ew}$

rWc10 = Iwp C5 + Ew Wc10 Wc11 Ew

 $sWc9 = Iwc + \overline{Ew} Wc9 Wc10 Wc11 \overline{Ew}$

rWc9 = Iwp C4 + Ew Wc9 Wc10 Wc11 Ew

 $sWc8 = Iwc + \overline{Ew} Wc8 Wc9 Wc10 Wc11 \overline{Ew}$

rWc8 = Iwp C3 + \overline{Ew} Wc8 Wc9 Wc10 Wc11 \overline{Ew}

 $sWc7 = Iwc + \overline{Ew} \overline{Wc7} Wc8 \overline{Ew}$

 $rWc7 = Iwp C2 + \overline{Ew} Wc7 \underline{Wc8} \underline{Ew}$

 $sWc6 = Iwc + \overline{Ew} \overline{Wc6} Wc7 Wc8 \overline{Ew}$

 $rWc6 = Iwp C1 + Ew Wc6 Wc7 Wc8 \overline{Ew}$

 $sWc5 = Iwc + \overline{Ew} \overline{Wc5} Wc6 Wc7 Wc8 \overline{Ew}$

 $rWc5 = Iwp C0 + \overline{Ew} Wc5 Wc6 Wc7 Wc8 \overline{Ew}$

 $sWc4 = Iwc + \overline{Ew} \overline{Wc4} Wc5 \overline{Ew}$

rWc4 = Iwe C23 + \overline{Ew} Wc4 Wc5 \overline{Ew}

 $sWc3 = Iwc + \overline{Ew} \overline{Wc3} Wc4 Wc5 \overline{Ew}$

rWc3 = Iwe C22 + \overline{Ew} Wc3 Wc4 Wc5 \overline{Ew}

 $sWc2 = Iwc + \overline{Ew} \overline{Wc2} Wc3 Wc4 \underline{Wc5} \overline{Ew}$

rWc2 = Iwe C21 + Ew Wc2 Wc3 Wc4 Wc5 Ew

 $sWc1 = Iwc + \overline{Ew} \overline{Wc1} Wc2 \overline{Ew}$

rWc1 = Iwe C20 + \overline{Ew} Wc1 $\overline{Wc2}$ \overline{Ew}

 $sWc0 = Iwc + \overline{Ew} \overline{Wc0} Wc1 Wc2 \overline{Ew}$

rWc0 = Iwe C19

3.229 Address Counter

sWa14 = Iwc + Ew Wa14 Iwa Ew

rWa14 = Iwp $\overline{C23}$ + \overline{Ew} Wa14 \underline{Iwa} \overline{Ew}

sWa13 = Iwc + Ew Wa13 Wa14 Iwa Ew

 $rWa13 = Iwp \overline{C22} + \overline{Ew} Wa13 Wa14 Iwa \overline{Ew}$

sWa12 = Iwc + Ew Wa12 Wa13 Ew

rWa12 = Iwp C21 + $\overline{\text{Ew}}$ Wa12 $\overline{\text{Wa13 Ew}}$

sWall = Iwc + Ew Wall Wall Wall Ew

rWall = Iwp $\overline{C20} + \overline{Ew}$ Wall Wal2 Wal3 \overline{Ew}

 $sWa10 = Iwc + \overline{Ew} \overline{Wa10} Wa11 Wa12 Wa13 \overline{Ew}$

rWa10 = Iwp $\overline{C19}$ + \overline{Ew} Wa10 Wa11 Wa12 $\underline{Wa13}$ \overline{Ew}

sWa9 = Iwp C18 + $\overline{\text{Ew}}$ Wa9 $\overline{\text{Wa10}}$ $\overline{\text{Ew}}$

 $rWa9 = Iwc + \overline{Ew} Wa9 Wa10 \overline{Ew}$

sWa8 = Iwp C17 + $\overline{\text{Ew}}$ Wa8 Wa9 $\overline{\text{Wa10}}$ $\overline{\text{Ew}}$

rWa8 = Iwc + $\overline{\text{Ew}}$ Wa8 Wa9 $\overline{\text{Wa10}}$ $\overline{\text{Ew}}$

sWa7 = Iwp C16 + $\overline{\text{Ew}}$ Wa7 Wa8 Wa9 Wa10 $\overline{\text{Ew}}$

 $rWa7 = Iwc + \overline{Ew} Wa7 Wa8 Wa9 Wa10 \overline{Ew}$

sWa6 = Iwp C15 + $\overline{\text{Ew}}$ Wa6 Wa7 $\overline{\text{Ew}}$

rWa6 = Iwc + Ew Wa6 Wa7 Ew

sWa5 = Iwp C14 + $\overline{\text{Ew}}$ Wa5 Wa6 Wa7 $\overline{\text{Ew}}$

 $rWa5 = Iwc + Ew Wa5 Wa6 Wa7 \overline{Ew}$

 $sWa4 = Iwp C13 + \overline{Ew} \overline{Wa4} Wa5 Wa6 \underline{Wa7} \overline{Ew}$ $rWa4 = Iwc + \overline{Ew} Wa4 Wa5 Wa6 \overline{Wa7} \overline{Ew}$

 $sWa3 = Iwp C12 + \overline{Ew} \overline{Wa3} \underline{Wa4} \overline{Ew}$

 $rWa3 = Iwc + \overline{Ew} Wa3 \underline{Wa4} \overline{Ew}$

 $sWa2 = Iwp C11 + \overline{Ew} \overline{Wa2} Wa3 \underline{Wa4} \overline{Ew}$

 $rWa2 = Iwc + \overline{Ew} Wa2 Wa3 \underline{Wa4} \overline{Ew}$

 $sWa1 = Iwp C10 + \overline{Ew} \overline{Wa1} Wa2 Wa3 \underline{Wa4} \overline{Ew}$

 $rWa1 = Iwc + \overline{Ew} Wa1 Wa2 Wa3 \underline{Wa4} \overline{Ew}$

 $sWa0 = Iwe C18 + \overline{Ew} \overline{Wa0} \underline{Wa1} \overline{Ew}$

rWa0 = Iwc

3.230 PIN Address Counter

sWpa = $Ioc \overline{C17} C13 \overline{C19} \overline{C20} \overline{C21} \overline{C22} \overline{C23} T0$

rWpa = Pin T0 + St

3.231 Skip Gate:

Skr = $\overline{C1}$ $\overline{C17}$ $\overline{C9}$ $\overline{C10}$ $\overline{C11}$ $\overline{C19}$ $\overline{C20}$ $\overline{C21}$ $\overline{C22}$ $\overline{C23}$ $\overline{C15}$ Wsc*

+ C1 C17 C9 C10 C11 C19 C20 C21 C22 C23 C12 W10 W11 W12 W13 W14*

+ C1 C17 C9 C10 C11 C19 C20 C21 C22 C23 C13 Iwf*

+ C1 C17 C9 C10 C11 C19 C20 C21 C22 C23 C14 We*

+ C10 C11 C14 W10 W11 W12 W13 W14 C1*

+ C10 C11 C20 We C1*

+ - - -

*C1 becomes C1 for TMCC-C

3.232 Input/Output Signals Received

Zwp = Zwp

 $Zw1 = \overline{Zw1}$

Zw2 = Zw2

 $Zw3 = \overline{Zw3}$

Zw4 = (Zw4)

 $Zw5 = \overline{Zw5}$

Zw6 = Zw6

 $Zw7 = \overline{Zw7}$

 $Zw8 = \overline{Zw8}$

Zw9 = (Zw9)

 $Zw10 = \overline{Zw10}$

Zw11 = Zw1

 $Zw12 = \overline{Zw12}$

Zw13 = (Zw13)

Zw14 = (Zw14)

Zw15 = Zw15

Zw16 = Zw16

Zw17 = (Zw17)

Zw18 = Zw18

Zw19 = (Zw19)

Zw20 = Zw20

Zw21 = (Zw2) Zw22 = (Zw2)

Zw23 = Zw23

Whs = Whs

Wes = Wes

Mtgw = Mtgw

Npw = Npw

Ecw = Ecw

 $W_{x}12 = W_{x}12$

(93200 and 93221 only)

 $W \times 24 = W \times 24$

(93200 and 93221 only)

3.233 Input/Output Signals Generated

(Rwp) = Rwp

(Rw1) = Rw1

(Rw2) = Rw2

Rw3 = Rw3

 \mathbb{R} w4 = Rw4

Rw5 = Rw5

(Rw6) = Rw6 (Rw7) = Rw7

(Rw8) = Rw8

(Rw9) = Rw9

(Rw10) = Rw10

(Rw1) = Rw11

(Rw	12)	=	Rw12	
	_			

$$(Rw13) = Rw13$$

$$(Rw14) = Rw14$$

$$(Rw15) = Rw15$$

$$(Rw16) = Rw16$$

$$(Rw17) = Rw17$$

$$(Rw18) = Rw18$$

$$(Rw19) = Rw19$$

$$(Rw20) = Rw20$$

$$(Rw21) = Rw21$$

$$(Rw22) = Rw22$$

$$(Rw23) = Rw23$$

$$(Rw24) = Rw24$$

$$(W9) = W9$$

$$(W10) = W10$$

$$(W12) = W12$$

$$(W13) = W13$$

$$(W0) = W0$$

$$\mathbb{W}_5$$
 = \mathbb{W}_5

$$\overline{Iw}$$
 = Iw

3.234 LOGIC EQUATIONS FOR Y BUFFER

3.235 Unit Address Register

$$sY14 = Ys C23$$

$$rY14 = Yc$$

$$sY13 = Ys C22$$

$$rY13 = Yc$$

$$sY12 = Ys C21$$

$$rY12 = Yc$$

$$sY11 = Ys C20$$

$$rY11 = Yc$$

$$sY10 = Ys C19 + (Ioc C12 C17 \overline{C19} \overline{C20} \overline{C21} \overline{C22} \overline{C23}) \overline{Y9} \overline{Y10}$$

$$rY10 = Yc$$

3.236 Input/Output

$$rY9 = Yc$$

3.237 Clear and Set Signals

Yc = Buc C17 (T6 + T5) + Yh
$$\overline{Yf}$$
 (T3 - T0) + St

$$Ys = Buc C17 (T3 - T0)$$

3.238 Clock Counter

sY6 =
$$\overline{Y5}$$
 Ecy T8 $\overline{Y10}$ $\overline{Y11}$ $\overline{Y12}$ $\overline{Y13}$ $\overline{Y14}$

$$rY6 = Y5 T0 + Yc$$

sY5 =
$$\overline{Y5}$$
 Y6 \overline{Ecy} T0 + Ys C13 C18 T0
 $\overline{Y10}$ $\overline{Y11}$ $\overline{Y12}$ $\overline{Y13}$ $\overline{Y14}$

$$rY5 = Y4T0 + Yc$$

$$sY4 = Y5 Yf T8 \overline{Yg}$$

+ Iyg
$$\overline{Y9}$$
 \overline{Iyi} Y5 Iyf T8

+ Iyg Yg Yf Y0 Yev Iy T8
$$\overline{Y7}\overline{Y9}$$
 Y10 Y11 \overline{Yh}

$$rY4 = Y4 T0 + Y4 T8$$

3.239 Character Counter

$$rY8 = Yc$$

$$rY7 = Yc$$

3.240 Character Counter Even

Yev =
$$Y8 Yn2 Y7 Yn1 + \overline{Y8} \overline{Yn2} Y7 Yn1$$

$$+ \overline{Y8} \overline{Yn2} \overline{Y7} \overline{Yn1} + Y8 Yn2 \overline{Y7} \overline{Yn1}$$

3.241 Halt Interlock

3.242 Computer Interlock

sYf = Yc
$$\overline{Yh}$$

+ Iya \overline{Mit} T0
+ Rx T0 \overline{Pwy} * (\overline{Pwy} = $\overline{05}$ for 92210)
rYf = $\overline{Y7}$ $\overline{Y8}$ Y4 (T6 + T5)
+ Ys C18
+ $\overline{Y9}$ Y10 Y11 Y0 Mtgy $\overline{Y7}$ (T6 + T5) \overline{Yh}

*Rx is always false for TMCC-D

3.243 End-of-Record Detector

rYg = Yc+ $Yg \overline{Iyg} Y11 T0$

3.244 Halt Detector

3.245 Signal Complete

sYsc = Yg Iyg Iyh (Yev Yf + Iyf) T8
+ Yh
$$\overline{Yf}$$
 T8 + St
+ Ys $\overline{C19}$ $\overline{C20}$ $\overline{C21}$ $\overline{C22}$ $\overline{C23}$
rYsc = Ysc T0 \overline{Iyg}

3.246 Interrupt Signals

Ily =
$$\overline{Yf} Y0 \overline{Yh} (En + \overline{En}) \overline{Iy} \overline{Ey} \overline{Iyg}$$

+ $\overline{Iyg} \overline{Iy} \overline{Iyf} \overline{Iyk}$
I2y = $(En + \overline{En}) \overline{Iyg} Yh \overline{Yf}$
+ $Ysc \overline{Iyj} \overline{Iyg}$

3.247
$$\underline{YIM + MIY Interlock} = \overline{Yf} (Y0 + \overline{Y9})$$

3.248 Load Buffer from C

Yxx =
$$Rx \overline{Pwy} + Ryx Tsr Iy * (\overline{Pwy} = \overline{05} \text{ and } Iy deleted for 92210)$$

*Rx is always false for TMCC-D

3.249 Time Share Request

Trqy =
$$\overline{Y}f Y0 Yh Iy \overline{Iy}f$$

3.250 Time Share Select

$$sRyx = \overline{Tsm} \operatorname{Trqy} \overline{\operatorname{Trqx}} (\overline{17 - 10})$$

 $rRyx = \overline{Tsm} \operatorname{T0}$

3.251 Time Share Priority

$$Trq = Trqx + Trqw + Trqy$$

3.252 Y Register

Yw1 = Y4 Y7
$$(\overline{17} - \overline{10})$$

+ $\overline{Y4}$ Yn1 $(\overline{17} - \overline{10})$
+ $\overline{Y4}$ Yn1 \overline{Yxx}

$$Yw2 = Y4 Y8 (\overline{17 - 10})$$

+ $\overline{Y4} Yn2 (\overline{17 - 10})$

+
$$\overline{Y4}$$
 Yn2 \overline{Yxx}

$$Yw3 = \overline{Y4} Yn3 \overline{Yxx}$$

+
$$\overline{Y4}$$
 C23r Yxx

$$sYr1, 2, 3 = Yw1, 2, 3$$
 delayed by 9 pulse times $sYn1, 2, 3 = Yr1, 2, 3$ respectively

* Yb1 =
$$\overline{Y \times 12} \, \overline{Y \times 24} \, Ry4 + Y \times 12 \, Ry10$$

+ $Y \times 24 \, Ry22$
Yb2 = $\overline{Y \times 12} \, \overline{Y \times 24} \, Ry5 + Y \times 12 \, Ry11$
+ $Y \times 24 \, Ry23$
Yb3 = $\overline{Y \times 12} \, \overline{Y \times 24} \, Ry6 + Y \times 12 \, Ry12$
+ $Y \times 24 \, Ry24$

Yb1, 2, 3 equals Ry4, 5, 6 respectively for 92210 Yb1, 2, 3 equals Ry10, 11, 12 respectively for 92211 Yb1, 2, 3 equals Ry22, 23, 24 respectively for 92212

3.253 Character Buffer Extended to 12 Bits

$$sRy7 = Y4 \overline{Ry7} Ry4 + \overline{Y9} Y6 \overline{Y5} Zy7$$

$$rRy7 = Y4 Ry7 \overline{Ry4} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}$$

$$sRy8 = Y4 \overline{Ry8} Ry5 + \overline{Y9} Y6 \overline{Y5} Zy8$$

rRy8 = Y4 Ry8
$$\overline{\text{Ry5}} + \overline{\text{Y9}} \overline{\text{Y6}} \overline{\text{Y5}} \overline{\text{Y4}}$$

$$sRy9 = Y4 \overline{Ry9} Ry6 + \overline{Y9} Y6 \overline{Y5} Zy9$$

$$rRy9 = Y4 Ry9 \overline{Ry6} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}$$

$$sRy10 = Y4 \overline{Ry10} Ry7 + \overline{Y9} Y6 \overline{Y5} Zy10$$

$$rRy10 = Y4 Ry10 \overline{Ry7} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}$$

$$sRy11 = Y4 \overline{Ry11} Ry8 + \overline{Y9} Y6 \overline{Y5} Zy11$$

$$rRy11 = Y4 Ry11 \overline{Ry8} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}$$

$$sRy12 = Y4 \overline{Ry12} Ry9 + \overline{Y9} Y6 \overline{Y5} Zy12$$

$$rRy12 = Y4 Ry12 \overline{Ry9} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}$$

3.254 Character Buffer *

sRy1 =
$$Y4\overline{Yxx}$$
 (T7 - T0) Yn1 + $\overline{Y9}$ Y6 $\overline{Y5}$
Zy1 + Y4 Yxx C21r

rRy1 =
$$Y4\overline{Yxx}\overline{Yn1} + \overline{Y9}\overline{Y6}\overline{Y5}\overline{Y4} + Y4$$

 $Yxx\overline{C21r}$

sRy2 = Y4
$$\overline{\text{Yxx}}$$
 (T7 - T0) Yn2 + $\overline{\text{Y9}}$ Y6 $\overline{\text{Y5}}$
Zy2 + Y4 Yxx C22r

rRy2 =
$$Y4\overline{Yxx}\overline{Yn2} + \overline{Y9}\overline{Y6}\overline{Y5}\overline{Y4} + Y4$$

 $Yxx\overline{C22r}$

sRy3 = Y4
$$\overline{\text{Yxx}}$$
 (T7 - T0) Yn3 + $\overline{\text{Y9}}$ Y6 $\overline{\text{Y5}}$
Zy3 + Y4 Yxx C23r

rRy3 =
$$Y4\overline{Yxx}\overline{Yn3} + \overline{Y9}\overline{Y6}\overline{Y5}\overline{Y4} + Y4$$

 $Yxx\overline{C23r}$

$$sRy4 = Y4 \overline{Ry4} Ry1 + \overline{Y9} Y6 \overline{Y5} Zy4$$

$$rRy4 = Y4 Ry4 \overline{Ry1} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}$$

$$sRy5 = Y4 \overline{Ry5} Ry2 + \overline{Y9} Y6 \overline{Y5} Zy5$$

rRy5 = Y4 Ry5
$$\overline{Ry2}$$
 + $\overline{Y9}$ $\overline{Y6}$ $\overline{Y5}$ $\overline{Y4}$

sRy6 =
$$Y4 \overline{Ry6} Ry3 + \overline{Y9} Y6 \overline{Y5} Zy6$$

rRy6 = Y4 Ry6
$$\overline{Ry3}$$
 + $\overline{Y9}$ $\overline{Y6}$ $\overline{Y5}$ $\overline{Y4}$

* For 12-bit extension, add Ry7 through Ry12 For 24-bit extension, add Ry7 through Ry24

Character Size

12 bit character = $Y \times 12$ (93221 only)

24 bit character = $Y \times 24$ (93221 only)

3.255 Character Buffer Extended to 24 bits

$$sRy13 = Y4 \overline{Ry13} Ry10 + \overline{Y9} Y6 \overline{Y5} Zy13$$

$$rRy13 = Y4 Ry13 \overline{Ry10} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}$$

$$sRy14 = Y4 \overline{Ry14} Ry11 + \overline{Y9} Y6 \overline{Y5} Zy14$$

$$rRy14 = Y4 Ry14 \overline{Ry11} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}$$

```
= Y4 \overline{Ry15} Ry12 + \overline{Y9} Y6 \overline{Y5} Zy15
sRy15
                   = Y4 Ry 15 \overline{Ry 12} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}
rRy15
                   = Y4 \overline{Ry16} Ry13 + \overline{Y9} Y6 \overline{Y5} Zy16
sRy16
                   = Y4 Ry 16 Ry 13 + Y9 Y6 Y5 Y4
rRy16
                   = Y4 \overline{Ry17} Ry14 + \overline{Y9} Y6 \overline{Y5} Zy17
sRy17
                   = Y4 Ry 17 \overline{Ry 14} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}
rRy 17
                   = Y4 \overline{Ry18} Ry15 + \overline{Y9} Y6 \overline{Y5} Zy18
sRy18
                   = Y4 Ry 18 \overline{Ry 15} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}
rRy18
                   = Y4 \overline{Ry19} Ry16 + \overline{Y9} Y6 \overline{Y5} Zy19
sRy19
                   = Y4 Ry 19 \overline{Ry 16} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}
rRy19
                   = Y4 \overline{Ry20} Ry17 + \overline{Y9} Y6 \overline{Y5} Zy20
sRy20
                   = Y4 Ry20 Ry17 + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}
rRy20
                   = Y4 \overline{Ry21} Ry18 + \overline{Y9} Y6 \overline{Y5} Zy21
sRy21
                   = Y4 Ry21 \overline{Ry18} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}
rRy21
sRy22
                   = Y4 \overline{Ry22} Ry19 + \overline{Y9} Y6 \overline{Y5} Zy22
                   = Y4 Ry22 \overline{Ry19} + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}
rRy22
                   = Y4 \overline{Ry23} Ry20 + \overline{Y9} Y6 \overline{Y5} Zy23
sRy23
                   = Y4 Ry23 Ry20 + Y9 Y6 Y5 Y4
rRy23
                   = Y4 \overline{Ry24} Ry21 + \overline{Y9} Y6 \overline{Y5} Zy24
sRy24
                   = Y4 Ry24 Ry21 + \overline{Y9} \overline{Y6} \overline{Y5} \overline{Y4}
rRy24
```

3.256 Parity Flip-Flop

+ Y9 Y6 Y5 Y4

* Qy1 =
$$\frac{1}{12} = \frac{1}{12} = \frac$$

Qy1 = Qr4 for 92211
Qr1 is deleted for 92212
Qy2 = Qr2
$$\overline{Q}$$
r4 for 92210

$$Qy2 = \overline{Qr4}$$
 for 92211
 $Qy2$ is deleted for 92212

3.257 Error Detector

sYe =
$$\overline{Y9}$$
 $\overline{Y6}$ $\overline{Y5}$ $\overline{Y4}$ Ryp \overline{Yg} Npy (\overline{Iyg} + Iyi + \overline{Iyf})
+ Y0 $\overline{Y6}$ Y5 Ecy T8
+ Yes

rYe

sEy = Iyc
$$\overline{Ey}$$
 (T3 - T0)
rEy = Yc T0
+ Pot 1 (T3 - T0) Ey

 $= Yc \overline{Yh}$

3.259 Interlace Clear

Iyc = Eom C9
$$\overline{C10}$$
 $\overline{C1}$ C17 (T3 - T0)*

*CI becomes C1 for TMCC-D

3.260 Interlace Load

3.261 Interlace Active

sIy = Pot 1 (T3 - T0) Ey
$$\overline{Iy}$$

rIy = Iyf T8
+ (Yc + Iyc + Ys $\overline{C19}$ $\overline{C20}$ $\overline{C21}$ $\overline{C22}$ $\overline{C23}$)
(T3 - T0) Iy

3.262 Zero Count

Iyf = Yc0 Yc1 Yc2 Yc3 Yc4 Yc5 Yc6 Yc7 Yc8 Yc9 Yc10 Yc11 Yc12 Yc13 Yc14 Ey

3.263 Interlace Count Trigger

Iya = Ryx Tsm

3.264 Interlace Counter Clock Enables

Computer Clock Enable: Ey Ty

Counter Clock Enable: Ey

3.265 Extend Operations

sIyg = Iye C12

rlyg = $Iyc + Ysc T8 \overline{Y10} \overline{Y11} \overline{Y12} \overline{Y13} \overline{Y14} Iyg$

3.266 Channel Command Interrupt Enables

sIyj = Iye C13

rIyj = Iyc + I2y T8 Iyj

sIyk = Iye C14

rIyk = Iyc + Ily T8 Iyk

3.267 Channel Command Register

sIyh = Iye C15

rIyh = Iyc

sIyi = Iye Cl6

rIyi = Iyc

3.268 Word Counter

 $sYc14 = Iyc + \overline{Ey} \overline{Yc14} \underline{Iya} \overline{Ey}$

 $rYc14 = Iyp C9 + \overline{Ey} Yc14 Iya \overline{Ey}$

 $sYc13 = Iyc + \overline{Ey} \overline{Yc13} Yc14 \overline{Ey}$

rYc13 = Iyp C8 + Ey Yc13 Yc14 Ey

 $sYc12 = Iyc + \overline{Ey} \overline{Yc12} Yc13 Yc14 \overline{Ey}$

 $rYc12 = Iyp C7 + \overline{Ey} Yc12 Yc13 \underline{Yc14} \overline{Ey}$

 $sYc11 = Iyc + \overline{Ey} \overline{Yc11} Yc12 Yc13 Yc14 \overline{Ey}$

rYc11 = Iyp C6 + \overline{Ey} Yc11 Yc12 Yc13 Yc14 \overline{Ey}

 $sYc10 = Iyc + \overline{Ey} \overline{Yc10} \underline{Yc11} \overline{Ey}$

rYc10 = Iyp C5 + \overline{Ey} Yc10 Yc11 \overline{Ey}

 $sYc9 = Iyc + \overline{Ey} \overline{Yc9} Yc10 Yc11 \overline{Ey}$

rYc9 = Iyp C4 + \overline{Ey} Yc9 Yc10 Yc11 \overline{Ey}

 $sYc8 = Iyc + \overline{Ey} \overline{Yc8} Yc9 Yc10 Yc11 \overline{Ey}$

rYc8 = Iyp C3 + \overline{Ey} Yc8 Yc9 Yc10 Yc11 \overline{Ey}

 $sYc7 = Iyc + \overline{Ey} \overline{Yc7} Yc8 \overline{Ey}$

rYc7 = Iyp C2 + \overline{Ey} Yc7 Yc8 \overline{Ey}

 $sYc6 = Iyc + \overline{Ey} \overline{Yc6} Yc7 Yc8 \overline{Ey}$

rYc6 = Iyp C1 + \overline{Ey} Yc6 Yc7 Yc8 \overline{Ey}

 $sYc5 = Iyc + \overline{Ey} \overline{Yc5} Yc6 Yc7 \underline{Yc8} \overline{Ey}$

 $rYc5 = Iyp C0 + \overline{Ey} Yc5 Yc6 Yc7 Yc8 \overline{Ey}$

 $sYc4 = Iyc + \overline{Ey} \overline{Yc4} Yc5 \overline{Ey}$

 $rYc4 = Iye C23 + \overline{Ey} Yc4 Yc5 \overline{Ey}$

 $sYc3 = Iyc + \overline{Ey} \overline{Yc3} Yc4 Yc5 \overline{Ey}$

rYc3 = Iye C22 + \overline{Ey} Yc3 Yc4 $\overline{Yc5}$ \overline{Ey}

 $sYc2 = Iyc + \overline{Ey} \overline{Yc2} Yc3 Yc4 Yc5 \overline{Ey}$

rYc2 = Iye C21 + \overline{Ey} Yc2 Yc3 Yc4 $\underline{Yc5}$ \overline{Ey}

 $sYc1 = Iyc + \overline{Ey} \overline{Yc1} Yc2 \overline{Ey}$

rYc1 = Iye C20 + \overline{Ey} Yc1 $\underline{Yc2}$ \overline{Ey}

 $sYc0 = Iyc + \overline{Ey} \overline{Yc0} Yc1 Yc2 \overline{Ey}$

rYc0 = Iye C19

3.269 Address Counter

 $sYa14 = Iyc + \overline{Ey} \overline{Ya14} Iya \overline{Ey}$

 $rYa14 = Iyp \overline{C23} + \overline{Ey} Ya14 \overline{Iya} \overline{Ey}$

 $sYa13 = Iyc + \overline{Ey} \overline{Ya13} Ya14 Iya \overline{Ey}$

rYal3 = Iyp $\overline{C22} + \overline{Ey}$ Yal3 Yal4 $\underline{Iya} \overline{Ey}$

 $sYa12 = Iyc + \overline{Ey} \overline{Ya12} \underline{Ya13} \overline{Ey}$

rYa12 = Iyp $\overline{C21} + \overline{Ey}$ Ya12 Ya13 \overline{Ey}

 $sYall = Iyc + \overline{Ey} \overline{Yall} Yal2 \underline{Yal3} \overline{Ey}$

rYall = Iyp $\overline{C20}$ + \overline{Ey} Yall Yal2 Yal3 \overline{Ey}

 $sYa10 = Iyc _ + \overline{Ey} \overline{Ya10} Ya11 Ya12 \underline{Ya13} \overline{Ey}$

rYal0 = Iyp $\overline{C19} + \overline{Ey}$ Yal0 Yal1 Yal2 $\overline{Ya13}$ \overline{Ey}

$$sYa9 = Iyp C18 + \overline{Ey} \overline{Ya9} \underline{Ya10} \overline{Ey}$$

$$rYa9 = Iyc + \overline{Ey} Ya9 Ya10 \overline{Ey}$$

$$sYa8 = Iyp C17 + \overline{Ey} \overline{Ya8} Ya9 Ya10 \overline{Ey}$$

$$rYa8 = Iyc + \overline{Ey} Ya8 Ya9 \underline{Ya10} \overline{Ey}$$

$$sYa7 = Iyp C16 + \overline{Ey} \overline{Ya7} Ya8 Ya9 Ya10 \overline{Ey}$$

$$rYa7 = Iyc + \overline{Ey} Ya7 Ya8 Ya9 Ya10 \overline{Ey}$$

$$sYa6 = Iyp C15 + \overline{Ey} \overline{Ya6} Ya7 \overline{Ey}$$

rYa6 = Iyc
$$+ \overline{Ey}$$
 Ya6 Ya7 \overline{Ey}

$$sYa5 = Iyp C14 + \overline{Ey} \overline{Ya5} Ya6 Ya7 \overline{Ey}$$

$$rYa5 = Iyc + \overline{Ey} Ya5 Ya6 \overline{Ya7} \overline{Ey}$$

$$sYa4 = Iyp C13 + \overline{Ey} \overline{Ya4} Ya5 Ya6 Ya7 \overline{Ey}$$

$$rYa4 = Iyc + \overline{Ey} Ya4 Ya5 Ya6 \underline{Ya7} \overline{Ey}$$

$$sYa3 = Iyp C12 + \overline{Ey} \overline{Ya3} Ya4 \overline{Ey}$$

rYa3 = Iyc
$$+ \overline{Ey}$$
 Ya3 $\overline{Ya4}$ \overline{Ey}

$$sYa2 = Iyp C11 + \overline{Ey} \overline{Ya2} Ya3 Ya4 \overline{Ey}$$

$$rYa2 = Iyc + \overline{Ey} Ya2 Ya3 \overline{Ya4} \overline{Ey}$$

$$sYa1 = Iyp C10 + \overline{Ey} \overline{Ya1} Ya2 Ya3 Ya4 \overline{Ey}$$

$$rYal = Iyc + \overline{Ey} Yal Ya2 Ya3 \underline{Ya4} \overline{Ey}$$

$$sYa0 = Iye C18 + \overline{Ey} \overline{Ya0} Ya1 \overline{Ey}$$

$$rYa0 = Iyc$$

3.270 Pin Address Counter

sYpa = Ioc C17 C13
$$\overline{C19}$$
 $\overline{C20}$ $\overline{C21}$ $\overline{C22}$ $\overline{C23}$ T0

$$rYpa = Pin T0 + St$$

3.271 Skip Gate

- Skr = $\overline{C1}$ C17 $\overline{C9}$ $\overline{C10}$ C11 $\overline{C19}$ $\overline{C20}$ $\overline{C21}$ $\overline{C22}$ $\overline{C23}$ C15 Ysc*
 - + C1 C17 C9 C10 C11 C19 C20 C21 C22 C23 C12 Y10 Y11 Y12 Y13 Y14*
 - + C1 C17 C9 C10 C11 C19 C20 C21 C22 C23 C13 Iyf*
 - + $\overline{\text{C1}}$ C17 $\overline{\text{C9}}$ $\overline{\text{C10}}$ C11 $\overline{\text{C19}}$ $\overline{\text{C20}}$ $\overline{\text{C21}}$ $\overline{\text{C22}}$ $\overline{\text{C23}}$ C14 $\overline{\text{Ye}}$ *
 - + C10 C11 C13 Y10 Y11 Y12 Y13 Y14 C1*

+ - - -

*CI becomes C1 for TMCC-D

3.272 Input/Output Signals Received

$$Zyp = \overline{Zyp}$$

$$Zyl = \overline{(\overline{Zyl})}$$

$$Zy2 = \overline{Zy2}$$

$$Zy3 = \overline{\overline{Zy3}}$$

$$Zy4 = \overline{Zy4}$$

$$Zy5 = \overline{Zy5}$$

$$Zy6 = \overline{\overline{Zy6}}$$

$$Zy7 = \overline{\overline{Zy7}}$$

$$Zy8 = \overline{Zy8}$$

$$Zy9 = \overline{Zy9}$$

$$Zy10 = \overline{Zy10}$$

$$Zy11 = \overline{(Zy11)}$$

$$Zy12 = \overline{Zy12}$$

$$Zy13 = \overline{Zy13}$$

$$Zy14 = \overline{Zy14}$$

$$Zy15 = \overline{Zy15}$$

$$Zy16 = \overline{Zy16}$$

$$Zy17 = \overline{Zy17}$$

$$Zy18 = \overline{Zy18}$$

$$Zy19 = \overline{Zy19}$$

$$Zy20 = \overline{Zy20}$$

$$Zy21 = \overline{\overline{Zy21}}$$

$$Zy22 = \overline{\overline{Zy22}}$$

$$Zy23 = \overline{\overline{Zy23}}$$

Yhs
$$= \overline{Yhs}$$

Yes
$$= \overline{\overline{Yes}}$$

$$\overline{Npy} = \overline{\overline{Npy}}$$

$$Y \times 12 = (\widehat{Y \times 12}) \qquad (93221 \text{ only})$$

$$Y \times 24 = \overline{Y \times 24}$$
 (93221 only)

3.273 Input/Output Signals Generated

$$(Ry1) = Ry1$$

$$(Ry2) = Ry2$$

$$(Ry3) = Ry3$$

$$(Ry4) = Ry4$$

$$(Ry5) = Ry5$$

$$(Ry6)$$
 = Ry6

$$(Ry7) = Ry7$$

$$(Ry8) = Ry8$$

$$(Ry9) = Ry9$$

$$(Ry10) = Ry10$$

$$(Ry11) = Ry11$$

$$(Ry12) = Ry12$$

$$(Ry13) = Ry13$$

$$(Ry14) = Ry14$$

$$(Ry15) = Ry15$$

$$(Ry16)$$
 = Ry16

$$(Ry17) = Ry17$$

$$(Ry18) = Ry18$$

$$(Ry19)$$
 = Ry19

$$(Ry20)$$
 = Ry20

$$(Ry21)$$
 = Ry21

$$(Ry22)$$
 = Ry22

$$(Ry23)$$
 = Ry23

$$(Ry24)$$
 = Ry24

$$(Y10) = Y10$$

$$(Y11) = Y11$$

$$Y12 = Y12$$

$$(Y13) = Y13$$

$$(Y14) = Y14$$

$$(Y0) = Y0$$

$$(Y5) = Y5$$

$$\overline{(Y6)} = Y6$$

SECTION IV INSTALLATION AND MAINTENANCE

4.1 GENERAL

4.2 This section contains information relating to the installation and maintenance of Model 932XX series TMCCs. As the Model 922XX series TMCCs are no longer being installed, only the Model 932XX series is covered in this section.

4.3 INSTALLATION

4.4 The basic 925/930/9300 computers are shipped with the TMCC physically installed. After installation of the computer, the intercabling of the TMCCs must be performed.

4.5 INTERCABLING

- 4.6 Figure 4-1 illustrates typical intercabling of the Model 93200 TMCC for the 925/930/9300 computers. Figure 4-2 illustrates the intercabling of the Model 93221 TMCC. Power distribution for the various chassis is illustrated in figure 4-3.
- 4.7 Intercabling of the input/output devices to the W (or A) channel may be found in the applicable input/output device technical manual.
- 4.8 After intercabling the TMCCs and the input/output devices, a program should be run to ensure proper operation of the W (or A) channel. Any diagnostic program utilizing the input/output device may be run.

4.9 925/930 COMPUTER W CHANNEL TEST PROGRAM

4. 10 Table 4-1 lists a sample program which may be run to check out the W channel for proper operation. This test program causes the message ASSEMBLY DONE ENTER NEW PROGRAM to be typed out under program control. The computer stores the internal codes for these characters in memory beginning in location 2000. The routine inserts the carriage return code, 52, and the space code, 12, where needed and requests End-of-Record interrupt. It is written as a closed subroutine using interrupts, channel W and Typewriter Number One. The internal code for the output message is as follows:

A	S	S	E	M	В	L	Y	Sp	D	O	N	E	C/R	E	N	2000
21	62	62	25	44	22	43	71	12	24	46	45	25	52	25	45	
T	E	R	Sp	N	E	W	Sp	P	R	O	G	R	A	M	Sp	2004
62	25	51	12	45	25	66	12	47	51	46	27	51	21	44	12	

4.11 9300 COMPUTER A CHANNEL TEST PROGRAM

4. 12 Table 4-2 lists a sample program which may be run to check out the A channel for proper operation. This test program causes the message ASSEMBLY DONE ENTER NEW PROGRAM to be typed out under program control. The computer internal codes for these characters are stored beginning in location 02000. The carriage return code, 052, and the space code, 012, are inserted where needed. The End-of-Record interrupt is requested. The routine is written as a closed subroutine which uses interrupts, channel A, and Typewriter Number One. The internal code for the output message is the same as given in paragraph 4. 10.

4.13 MODULE LOCATION

4.14 Figure 4-4 illustrates the location of all modules for the various models of TMCCs.

4.15 MAINTENANCE

4. 16 The following information is presented as an aid in maintaining the Models 932XX TMCCs. Presented herein are descriptions and timing diagrams of the signals available on the various input/output connectors and the diagnostic test programs for maintenance of the TMCC.

4.17 PERIODIC INSPECTION

4. 18 No periodic inspection is required for the TMCC other than that required for the computer as a whole. No attempt should be made to periodically check for loose wires, poor solder connections, or bent pins because of the packaging density of the wiring and components and the possibility of causing malfunctions. Wiring layout and length is critical in some areas and should not be touched except for correcting a malfunction.

4. 19 CORRECTIVE MAINTENANCE

4. 20 If it should become necessary to replace a component on a module, the physical location of the component, quantity, type, and part number are indicated on the module drawings contained in Section 6.

4.21 INPUT/OUTPUT SIGNALS AND TIMING RELATIONSHIPS

4.22 The signals described are available on the input/output connectors as illustrated in figure 4-5. The signals are theoretical and do not take into consideration circuit and transmission delays which tend to add 200 to 400 nanoseconds of delay.





Figure 4-1. Model 93200 TMCC, Intercabling Diagram







Figure 4-3. Power Distribution Diagram



NOTE:

- 1 W Modules Required for 6 Bit w Buffer
 2 Wiz Modules Added To Convert 6 Bit w
 Buffer To 12 Bit w Buffer.
 3 W24 Modules Added To Convert 6 Bit w
 Buffer To 24 Bit w Buffer.
 4 Y Modules Required for 6 Bit Y Buffer
 Requires All w Modules
 5 Y12-Modules Added To Convert 6 Bit Y
 Buffer To 12 Bit Y Buffer.
 6 Y2 Modules Added To Convert 6 Bit Y

- 6-Y24=Modules Added To Convert 6 Bit Y Buffer To 24 Bit Y Buffer.
- These Modules Deleted When Y-TMCC Buffer Used With W-TMCC Buffer
- Add P910, P912, P914, P916, P918 When Cand D
- 3 These Modules Used Only With The Interlace Option.
- Use ZB 52,Where Indicated,When C and D Buffers are Not added.

Figure 4-4. Module Location Diagram




Figure 4-5. Input/Output Signal Location Diagram

Table 4-1. 925/930 Computers, W Channel Sample Test Program

Location	Instruction	Address	Comments
1000	PZE		This instruction is an assembler instruction, used as a convenient way to reserve the entry location for subroutine use.
	CLR		Clears the A and B Registers.
	STA	SWICH	Clears the location called SWICH. SWICH later indicates to the main program that output is complete.
	TYP	*0, 1, 4	Connects Typewriter Number One to channel W for output, specifies four characters per word mode, and alerts channel W interlace. The instruction is an EOM with octal configuration, 0 02 40641.
	EXU	WRITE	Causes the Input/Output EOM in location WRITE to be executed.
	POT	WRITE + I	Sends the word count and starting address in WRITE + 1 to the channel.
	BRR	1000	Branches back to the main program.
WRITE	EOM 00403720	16200	Specifies output function code 00 and the End-of-Record interrupt. The word in WRITE + 1 specifies that eight words will output from memory beginning in location 2000. According to output function 00, when the word count equals zero during the transmission, the output terminates, and when the last character is out, the device disconnects and the interrupt occurs.
33	BRM	OKAY	Branches and marks to location OKAY elsewhere in memory.
OKAY	PZE		Saves the entry location
	MIN	SWICH	Increments location SWICH as an indicator for the main program.
	BRU	*OKAY	Branches to the main program and clears the active interrupt.

Table 4-2. 9300 Computer, A Channel Sample Test Program

Location	Instruction	Address	Comments
01000	PZE		This instruction is an assembler instruction used as a convenient way to reserve the entry location for subroutine use.
	STZ	SWICH	Clears the location called SWICH. SWICH is later used to indicate to the main program that output is complete.
	TYP	*0, 1, 4	Connects Typewriter Number One to channel A for output, specifies four characters per word mode, and alerts channel A interlace. The instruction is an EOM with octal configuration, 0 02 42641.
	EXU	WRITE	Causes the Input/Output Control EOM in location WRITE to be executed.
	РОТ	WRITE + 1	Sends the word count and starting address in WRITE + 1 to the channel.
	BRR	01000	Branches back to the main program.
WRITE	EOM 00403720	016200	Specifies output function code 01 (IOSD) and the End-of-Record interrupt. The word in WRITE + 1 specifies that eight words will be output from memory beginning in location 03720. According to output function 01 (IOSD) when the word count equals zero during the transmission, the device is disconnected when the last character is out and the interrupt then occurs.
011	BRM	OKAY	Branches and marks to location OKAY elsewhere in memory.
OKAY	PZE		Saves the entry location.
	MPO	SWICH	Increments location SWICH as an indicator for the main program.
	BRC	*OKAY	Branches to the main program and clears the active interrupt, level 011.

4.23 The logic terms for signals generated in the main frame referred to in these paragraphs represent the 930 computer logic equations. Although the 925 and 9300 computer implementation may differ somewhat from the 930 computer, the functions achieved are similar.

4.24 Qq1, Qq2, and Qq3 (See figure 4-6)

4.25 Qq1, Qq2, and Qq3 are clocking signals provided to external devices. They are functionally similar to the Q1 and Q2 signals provided to external equipment on the 910 and 920 computers. Signals Qq1, Qq2, and Qq3 are derived from the Pulse Counter, Qr1 through Qr4, in the TMCC.

$$Qq1 = Ts - T0$$

$$T5 - T0 = Qr3 \overline{Qr1} \overline{Qr4}$$

$$Qq2 = T6 - T3$$

$$T6 - T3 = Qr3 Qr4 + Qr3 \overline{Qr2} \overline{Qr1}$$

$$Qq3 = T7 - T4$$

T7 - T4 = Qr4




Figure 4-6. 930/9300 Timing Diagram, $\boxed{Qq1}$, $\boxed{Qq2}$, $\boxed{Qq3}$

4.26 Eom, Buc, loc, Sys (See figure 4-7)

4. 27 Eom is the execution signal for the EOM instruction.

$$Eom$$
 = Eom Er

The term Er inhibits Eom during the interlace loading sequence. Eom is derived from the CPU and transmitted to the TMCC. Eom is true from T7 through Tr.

$$Eom$$
 = Q5 $\overline{01}$ $\overline{04}$ 05 \overline{Ts} (Q2 + Q5) + . . . Q2 + Q5 = T7 - Tr

During FILL operations, a pseudo Eom is generated.

$$\overline{\text{Eom}} = \text{Ix } \overline{\text{Go}} \overline{\text{Ht}} \overline{\text{Kg}} (A2 + Q5) + \dots$$

The term Ts inhibits Eom during all time share operations.

4.28 Buc is a control signal derived from the EOM instruction and is used to activate the TMCC and peripheral devices. Buc is true from T7 through Tr.

$$(Buc) = Eom \overline{C10} \overline{C11} \overline{C1}$$

For TMCC channels C and D,

$$(Buc) = Eom \overline{C10} \overline{C11} C1$$

Peripheral devices must use $\overline{C17}$ and C17 to distinguish between channels W and Y and similarly, between channels C and D.

4. 29 loc is an input/output control signal derived from the EOM instruction. loc is true from T6 through T0.

$$Qr3 = T6 - T0$$

For channels C and D,

$$\overline{\text{loc}}$$
 = Eom $\overline{\text{C10}}$ C11 C1 $\overline{\text{Er}}$ Qr3

The term \overline{Er} is used to inhibit \overline{Ioc} during the interlace loading sequence. Peripheral devices must use $\overline{C17}$ and C17 to distinguish between channels W and Y, or similarly, between channels C and D.




Figure 4-7. 930/9300 Timing Diagram, Eom, Buc, Toc, Sys

4.30 Sys is a control signal for systems communication derived from an EOM instruction. Sys is true from T5 through T1.

$$\overline{\text{Sys}}$$
 = Eom C10 C11 $\overline{\text{C9}}$ $\overline{\text{Tsr}}$ (T5 - T1)

Systems devices must use $\overline{C17}$ and C17 to distinguish between channels W and Y, or similarly, between channels C and D. The term \overline{Tsr} inhibits Sys during time-share operations with the TMCC.

4.32 The PIN instruction permits direct parallel entry of up to 24-bits of data to memory via the C register. A "Ready for Input" signal, Pin, is provided by the TMCC to external equipment.

Pin = Pin
Pin =
$$\overline{F1}$$
 F2 $\overline{F3}$ 02 06 \overline{Ts} Q1
Q1 = T7 - T0

While the Pin signal is true, the C register is first reset and then the external data, (Cdn), is strobed.

$$rCn = Cxi Q2$$
 $Cxi = \overline{F1} F2 \overline{F3} 02 06 \overline{Ts} Q1$
 $Q2 = T7 - T3$
 $sCn = Cxi Cdn$
 $Cdn = \overline{Cdn}$

The process of resetting the C register and then strobing the data repeats until the external device provides a "Ready" indication by making Rt false. The data lines, Cdn, must be in a stable condition prior to the time Rt goes false and should remain stable for the duration of the Pin signal. Until Rt goes false, the PIN instruction was locked in phase Ø2, but is now permitted to proceed to phase Ø4. A "PIN Complete" signal, Rti, is generated and sent to the external device.

$$sRf = 06 F2 \overline{F3} Q2 Rt + \dots$$

$$Rt = \overline{Rt}$$

$$sF1 = \overline{F1} \overline{F3} \overline{01} 03 \overline{04} \overline{1a} Rf Tp + \dots$$


$$rF2 = \overline{F1} \overline{F3} \overline{01} 03 \overline{04} \overline{1a} Rf Tp + . . .$$


$$Rti = \overline{\emptyset4} \overline{01} \overline{04} 06 \overline{Ts} (Q2 + Q5)$$

$$(Q2 + Q5) = T7 - Tr$$

$$\overline{Rti} = \overline{Rti}$$

If \widehat{Rt} is always held false during the PIN instruction, the PIN instruction remains in phase $\emptyset 2$ for only one cycle.








Figure 4-9. 930/9300 Timing Diagram, (Pin), (Rt), (Cdn), (Rti), (Rt) Initially False




Figure 4-10. 930/9300 Timing Diagram, Pin, Rt, Cdn, Rti,


4.33 Should a time-share operation occur during phase Ø2 of the PIN instruction, the Pin signal is inhibited. At the completion of the time-share operation, depending on the condition of Rt, at least one more cycle of the Pin signal occurs. Should a time-share operation occur during phase Ø4, the "Pin Complete" signal is inhibited until the time-share operation(s) is/are completed.

4.35 The POT instruction permits direct parallel output of up to 24-bits of data to external devices from memory via the C register. The Pot 1 signal denotes to external devices that the computer is in the process of executing a POT instruction.

$$\begin{array}{ccc} (Pot \) & = & Pot \ 1 \\ Pot \ 1 & = & \overline{F1} \ F2 \ \overline{F3} \ \overline{02} \ 06 \end{array}$$

The Pot 2) signal denotes to external devices that the contents of the C register may be strobed.

The Pot 1) signal stays true and the Pot 2) signal repeats as long as the computer is locked in phase Ø2.






Figure 4-12. 930/9300 Timing Diagram, Pot 1
Pot 2 , Rt , Cn , Rt Initially False




Figure 4-13. 930/9300 Timing Diagram, Pot 1), Pot 2, Rt, Cn Effects of Time-Share

When the Ready signal, Rt, from the external device goes false (low), the POT instruction proceeds to phase Ø6. Pot 1) and Pot 2 are then inhibited.

$$sRf = 06 F2 \overline{F3} Q2 Rt$$

$$sF1 = \overline{F1} \overline{F3} \overline{01} 03 \overline{04} \overline{Ia} Tp Rf$$

If $\overline{\mathbb{R}t}$ is always held false during the POT instruction, the POT instruction remains in phase $\emptyset 2$ for only one cycle.

4.36 Should a time-share operation occur during the phase Ø2, the Pot 1) signal remains true but Pot 2) is inhibited. At the completion of the time-share operation, depending on the condition of Rt, at least one more cycle of Pot 1) and Pot 2) occurs. It is necessary that Rt be held at ground until the computer acknowledges receipt of the Ready signal by making Pot 1) go false.

4.38 On instructions for external system devices, an Sks strobe pulse, (Skss), is provided from the TMCC.

Skss =
$$\emptyset$$
5 01 $\overline{04}$ \overline{Ts} $(\overline{A00} (Q3 + Q5) + \overline{C9})$

$$Q3 + Q5 = T6 - Tr$$

The SKS instruction remains in phase \emptyset 5 for two cycles to permit the C register outputs, (Cn), to attain a

stable configuration at the external system device. The signal Skss is generated during the second cycle if C9 is true. Skss is true for approximately two cycles if C9 is true. The response from external system devices, Ssc , (false for a skip condition) is received by the TMCC and is sent to the computer as Skrz. If a skip is to occur, the Sk flip-flop is set at Tr time during the second cycle of phase Ø5.

$$sSk = \emptyset 5 \ 01 \ \overline{04} \ \overline{A00} \ Tr \ Sks + \dots$$

$$Sks = Skrz + . . .$$

If a time-share operation occurs during the SKS instruction, phase Ø5 is repeated for two cycles, thereby permitting the C register outputs, Cn, to attain a stable configuration prior to the generation of the Skss probe pulse.




Figure 4-14. 930/9300 Timing Diagram,

4.39 If $\overline{C9}$ is true, the Skss signal may occur for only one cycle if a time-share operation occurs during the SKS instruction. At the completion of the time-share, however, a two cycle Skss signal occurs. If C9 is true and time-share operation occurs, the Skss signal occurs only once, during the last of the two phase \emptyset 5 cycles.

4.40 TEST PROGRAMS

4.41 Proper operation of the TMCC can be checked by performance of the applicable test program. Operation in the compatible mode of the TMCC can be checked by performing the test program for the input/output device connected to the TMCC. The sample test programs given in tables 4-1 and 4-2 may be performed. Test programs for the extended modes are given in the following paragraphs.

4. 42 EXTENDED MODE I/O TEST PROGRAM FOR 925/930 COMPUTERS

- 4.43 This program tests as many of the extended I/O operations as possible with paper tape. Any 925/930 computer with a typewriter attached to the W channel and a paper-tape punch and reader on any interlaced communication channel may be utilized. The W channel need not be interlaced for the typewriter.
- 4.44 The program occupies 838₁₀ locations from 0177 to 1714 octal. It is supplied on paper tape with a self-loading bootstrap. To load, insert tape in tape reader and perform fill procedure.

4.45 Fill

4.46 The fill procedure is as follows:

- a. Set up selected input device with the input program. Initial portion of the program contains the "bootstrap" program.
 - b. Set RUN-IDLE-STEP switch to the IDLE position.
 - c. Press START switch.
- d. Press PAPER TAPE FILL switch. This causes a WIM 2 (03200002) instruction to be inserted into the instruction register and loads the Index Register with 77777771. The FILL switch also prepares the channel to operate in the forward, binary, four characters per word mode.

4.47 Operation

4.48 To select the reader and punch units to be used enter:

"CU" P to select punch
"CU" R to select reader

The letter C is the channel number and may be any digit 0-7, and the letter U is the unit, either one or two. The reader and punch need not be on the same channel.

4.49 The test is started by entering the letter "S". Control of the test operation is then a function of the Breakpoint Switches. Table 4-3 summarizes the switchfunctions.

Table 4-3. 925/930 Computers Breakpoint Switch Functions

Breakpoint Switch	Reset	Set
. 1	Run in the normal mode as determined by the other switches	Stop and return to keyboard control at the end of the current pass (punch or read)
2	Continue to run test selected by switch 3	Cycle test runs from punch to read to punch and so on
3*	Selects punch mode	Selects read mode
4	Stop and type diagnostic messages whenever an error occurs	Do not stop and type on errors but continue to run.

^{*}Used when switch 2 is reset or when starting test

4.50 When running cyclic tests from puch to read, the tape from the punch should be inserted into the reader.

4.51 Punching

- 4.52 The program punches four blocks of 64 characters each in one pass. The characters form a counting sequence from 00 to 778. The first block is started with leader and output with an IOSP. All punching is done in the one character per word mode. When the word count reaches zero, an IOSD is loaded to punch a second block of 64 characters. No leader is punched between the first and second blocks. This results in one physical block 128 characters long. Starting with leader, two additional blocks of 64 characters are then punched with an IOSD.
- 4.53 At the conclusion of each output operation, the channel address register is stored and compared with the expected value. If they do not agree, the program types the expected and actual values.
- 4.54 The program tests the channel during the output operation to see if the channel should erroneously disconnect before the word count reaches zero.

4.55 Reading

- 4.56 Each of the four blocks is read with a different set of commands and counts so as to test as many operations as possible. After reading a block, a general subroutine checks for input parity errors, channel end address for agreement with the expected address, and the data read character by character. Error messages with block numbers are typed in the event of any one of these tests failing. If a test fails, reference should then be made to the test program flow diagram and troubleshooting information in Section 5 of this manual. The handling of each block is as follows:
- a. <u>Block 1</u>. The first block is one-half of a 128 character physical block. Reading one character per word, an IOSD with a count of 64 is used to read this block. The program checks to see if the count reaches zero and the channel becomes inactive at the same time.
- b. <u>Block 2.</u> This is the second half of the first physical block and is read with an IOSP with a count of 65. The read should terminate because of the end of record. The program checks to see that the word count does not reach zero and the channel remains active after the CIT (inter-record test) instruction skips. The tape is finally stopped with a disconnect before the data is checked.
- c. <u>Block 3</u>. Block 3 is a 64-character physical block. It is read with two channel commands. The

first is an IOSP with a count of 32. If the count goes to zero before the channel disconnects, an IORP with a count of 33 is loaded. This should cause the interrecord indicator to be turned on at the end of the record. The count should not reach zero and the channel should remain active. The tape is again stopped with a disconnect before the data is checked.

d. <u>Block 4.</u> This is the third physical block of 64-characters and is read with an IORD with a count of 56. The program waits for the channel to be inactive then checks to see if the channel ignored the last eight characters. If the tape was erroneously stopped after the 56th character it will show up as a failure on the first block of the next read pass.

4.57 Test Program

4.58 Table 4-4 gives the test program for the 925/930 computers I/O extended mode.

4.59 EXTENDED MODE I/O TEST PROGRAM FOR 9300 COMPUTER

- 4.60 This program tests as many of the extended I/O operations as possible with paper tape. Any 9300 computer with a typewriter attached to the W channel and a paper-tape punch and reader on any interlaced communication channel may be utilized. The W channel need not be interlaced for the typewriter.
- 4.61 The program occupies 838₁₀ locations from 0177 to 17148. It is supplied on paper tape with a self-loading bootstrap. To load, insert tape in tape reader and perform fill procedure.

4.62 Fill

- 4.63 The fill procedure is as follows:
- a. Press POWER switch on. When power is on, the switch is lighted.
 - b. Press IDLE switch.
- c. With computer in IDLE, press RESET switch. This clears the D register and the program counter.
- d. Press RUN switch. The computer now executes the instruction in the D register (which is a HALT instruction). The program counter advances to 00001.
- e. Press PAPER TAPE LOAD switch. This switch causes an AIM 2 (0 32 00002) instruction to be inserted into the D register and clears the HALT instruction. Index 1 is loaded with 001 77771. The LOAD switch also prepares the channel to operate in the forward, binary, four character per word mode.

1 of 20)
(Sheet 1 of 20)
est Program
e I/O Te
Mode
Extended
Computers,
925/930 C
able 4-4.

80001642	7	PE EQU	930 O£6	MACHINE DEFINITION: 930/925
	* *			
	*	EXTENDED MO	MODE I/O TEST PROGRAM. ((925/930/9300 ALL CHANNELS)
	ب ب ب	A.U. ENGLAND.	0.508	
	*	:)	
	*			
	* O	THIS PR	PROGRAM USES THE PAPER TAPE	
	10 *		F THE I/O CHANNELS IN	EXTENDED INTERLA
	* "1		READER AND PUNCH	BE CONNECTED TO ANY INTERL
	12 *		C. THEY NEED NOT BE	THED TO THE SAME
	* ! M:	ROGRAM	SSES THE KEYBOARD F	INFORMATION ABOUT
	4 4	•		
	15			
	*	TORIES OF	defice SEGAL HUNGE IO.	
		T 0 0 F	Gelice FRONT GROAD TO	
	× ·	ט רו	CI READEN IIPE. CO	
	* ·	i d	i i	FIG SELLAN SHE SAME VAN CHA
	* 02	HH	C. REPRESENIS CHANNEL	NG. AND HAY HAVE THE VALUES U-/5
	21 *	ND ON	REPRESENTS UNIT NO. AND M	AND MAY HAVE THE VALUE 1-2. THE LETTER
	22 *	9 8	E THE SELECTION TO BE	MADE WITH THE TWO PREVIOUS DIGITS.
	23.*	SPACES SHOL	ILD NOT BE TYPED BEIVEEN	IN DIGITS OR CONTROL CHARACTER.
	* 40	 		,
	* *	TO START	I THE TEST TYPE: S	
	0.1	7 A G		
The state of the s	27 *			
	28 *			
	* 62	BREAKPOINTS	INTS OR SENSE SUITCHES	S CONTROL THE RUNNING OF THE PROGRAM:
	¥ 02			
THE REAL PROPERTY AND ADDRESS OF THE PROPERTY ADDRESS OF THE PROPERTY AND ADDRESS OF THE PROPERTY ADDRESS OF THE PROPERTY AND ADDRESS OF THE PROPERTY	31 *	SWITCH	RESET	SET
	32 *	1 1 1 1	1 1 1 1 1	2 2 9 9 1
	33 *			
	* 45	BP 1	RUN IN THE NORMAL MODE	STOP AT THE END OF THE
	35 *	SW 1	AS DETERMINED BY THE	PASS AND RETURN TO KEY BOARD
	•		OTHER SUITCHES.	
	37 *			
	* 20.0			
	* 65	BP 2	CONTINUE TO RUN THE	CYCLE TEST RUNS FROM READ TO
	40 *	i		PUNCH TO READ, ETC.
	4 1 4			
	45 *			
	43 *			
	* 77		SELECTS PUNCH MODE	ECTS READ
	45 *	S WS	N	IS RESET OR WHEN STARTING THE TEST)
	4 9 *			
	47 #			
	48 *	BP 4	STOP AND TYPE DIAGNOSTIC	STIC DO NOT STOP OR TYPE ON ERRORS.

Table 4-4. 925/930 Computers, Extended Mode I/O Test Program (Sheet 2 of 20)

	4 0 *	SW 4	MESSAGES WHENEVER	AN CONTINUE RUNNING REGARDLESS.
	20 *		ERROR OCCURS.	
	51 *			
	52 *		And the second s	
	*	NOTE: TO R		TO PUNCH THE OUTPUT OF THE
	54 *	SHOULD	BE FED INTO THE	ER. A LOOP SHOULD BE USED 1
	55 *	CONTI	S	
	56	PAGE		•
	57 *			
	*	HE FOLLS	SHING SECTION OF CODE	DEFINES EITHER A
	*	SET OR A	INSTRUCTION	THIS IS DONE ON THE
	*	MACHINE	TATEMEN LAT	DFCK.
	: + • C			
	k -			
	* 20			
	64 *			
	65	PROC	:	
	0 0			
	67 SINST	T FORM	3,6,15	
	0. 00		-	THE PART OF SAME AND TAKEN
	0) is (7	A THE COLOR THE ELEVAN
	7 6		/10	
	Э.		//0	
	ક્ક		057	
	72	INSI	(P(*1)*/2)++1.P(0).P(1)).P(1)
	m	D N I		
	4	PROC		
	75 \$XAB		037733	DEFINE COMPATIBLE REGISTER OP'S
	9		037731	
	8	NAME	037713	
	. 00		037711	
	6	INST	0,040,P(0)	
	80	N N		
	-	PROC	1	
Andrew (St. Springer, 1977) and 1971 and 1971 are 1971 1971 ar	82 SRSH		000	DEFINE COMPATIBLE SHIFTS
	₩ M		002	
	4		004	
	iU An		006	
	9		044	
	8		3,6,6,9	
	88	SHFT	P(2),060,P(0),P(1)**0777	1**0777
	68	E N U		
				DEFINE MISC. COMPATIBLE OP'S.
The second secon	_	İ	071	
	С		030	
	m		032	
	4		(P(*1)*/0)++P(0)*(1)*)	(U) • P(1)
	150	I Z		
	,	l I		

9	< 9) 3	1 DEFINE INDEX TAG*X* FOR
		0	EOD CONSTANT
	1	ا ا کا ا	i
100	SE0DC •	DATA	04000000 E0D CONSTANT
	SUTER	A S S S S S S S S S S S S S S S S S S S	AM 3.66.3.12
103 9		PROC	_
	SBPT	NAME	040000
	Sevi	NA 可 可	
	SRBV	NAME	
	80 V	NAME	
103		SWIFRM	
_		END	
110		END	
*			
		PROC	
	DF 930	NAME	
*			
115 *	N L	6T A 9300	10 THEN DO THE FOLLOWING OPERATIONS
*			
<u>α</u> .		PRSC	1 DEFINE I/B INSTRUCTIONS
	M I B	NAME	12
	88 I M	N X X	032
	NST	FORM	3,6,1,14
		INST	P(2),P(0),P(*1),P(1)
		E N D	
	×	E O O	2 DEFINE INDEX IAG *X* FOR
*			
*		•	
		ABRG	0177
(4)	ESDC	DAIA	0400000 EUD CONSTANI
*			
2		PROC	1 SET BVERFLOW
132 8	> 2.5 > 2.5 > 3.5 > 3.5	NAM	
~		2 2 2 3	5.4
		III	
	i	0	
Ε 6	0		BRANCE AND CLEAK INTERCED
9	מ צ	Z A A	•
38		DG	M(+1),1,2
ტ ტ		arc O	(T) K
0 7		9 K	₩+ 9 *
41		PZE	X(1)
		N N	
		PROC	:
. V V	C C C C	II X V Z	c

Table 4-4. 925/930 Computers, Extended Mode I/O Test Program (Sheet 4 of 20)

		(1)**2»(P(1)**4)*/3++2»P(0)++(P(1)**1)*/6								(1)**2,040,P(0)++(P(1)**4)*/12++(P(1)**1)*/6										INITIALIZE RECOVERY LOCATIONS									READ CHARACTER			CHECK FOR CONTROL CHAR.									CK FB	0	
050000 012000 014000	3,6,15	P(1) ++2, (P(1) ++4) +		-	014000	011000	010400	012000	3,6,15	P(1) **2,040,P(0)++			TYPE=9300		TYPE<9300			BF THE PROGRAM	0200	BRUGO	-	032	KYBD	-	PDIS		11	0.1.1	11+1	11+1	17	Q.	S +2		11 m	8+5	RO	# S # #	S+ 2	SO	=070	682	
N N N N N N N N N N N N N N N N N N N	FORM	_	END	PROC	NAME	NAME	NAME	NAME	FORM	-	END	END	De	DF9300	De	DF 930	PAGE	STARI 8	ABRG	LDA	STA	STA	BRU	EXU	EXO	CLR	STA	RKB B	BIM	LDA	LD8	SK.	BRU	BRU	SX.	BRU	BRU	SKM	BRU	BRM	SKA	BRU	LDB
145 SALC 146 SASC 147 STOP	48				~	53	54		S	S	S	ហ		9							0		~					7															
			-													00400000				76 0 0023	35 0 0	35 0 0003	01 0 0023	23 0 0124	23 0 0123	46 30003	35 0 0144	02 0 0200	32 0 0144	76 0 0144	75 0 0163	70 0 0163	01 0 0021	01 0 0023	70 0 0164	01 0 0022	01 0 0025	70 0 0164	01 0 0022	0 43 0 00317	72 0 0164	01 0 0023	75 0 0144
																00177			20	20	20	20	20	20	20	20	20	21	21	5	2	21	21	21	2	22	22	22	22	00224	22	22	

Table 4-4. 925/930 Computers, Extended Mode I/O Test Program (Sheet 5 of 20)

SAVE CHANNEL NUMBER IN 11+2 SAVE UNIT NUMBER IN 11		IDDA IF FRANCE NO. BUILL. CAVED IN 11+2			INSERT CHANNEL DESIGNATION			UPDALE SKS*S						UTUALE CHANNEL COMMANUS								The second state of the se		MAKE NO L DER FOR	The second secon		NE		T CHANNEL NO	UPDAIE EGM/EGD*S						BUILD SKS S		
11+2 11 601	١٠, ١	## FECT === 4 = 1 = 1 = 1 = 1 = 1 = 1 = 1 = 1 =	ALC+1.x	050	1+2	ı	7-	0 * * D (PUE!+1.X =057737677	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	7 M	9 1	111111111111111111111111111111111111111	10**01/	ი ი ე ი	///	4 + 4	7) • • • • • • • • • • • • • • • • • • •	+	 	- 1		71.6	=02000	i	KYBD	CHANNEL SET UP ROUTINE		AKEOI	-4**01	RALC+1.X	=050277677	1+2	D-8*	8-4	0 * *	RCII+1.X	773
SIB SIA BRU PAGE		X C	רו סא	ETR	MRG	STA	an X	, , ,	л г - Т - Т	1 3	9 Y L	C >	> = -	ר בי א א	7 II 2 ⊢ 2 Ø	د ر - ۵	5 ×	₹ >	٧ × × × ×	10 − X ⊏ X ♠	1 LL	Σ S S	STA	MRG	STA	BRU	READER CHI		X :	LDX	LDA	ETR	MRG	STA	BRX	LDX	LDA	ETR
193 194 195 196		3 -																										0										
0 0 36 0 01446 11 0 35 0 01444 12 0 01 0 00211	C F O O F Y O F	4 0 71 0 0164	5 2 76 0 0123	6 0 14 0 0164	7 0 16 0 0144	0 0 35 1 0023	1 0 41 0 0023	7 7 0 0104	4 0 14 0 0154	F 0 14 0 0144	0 10 0 0144 6 0 15 0 0 0 44	7 0 41 0 0024	71 0 0141	7 7 7 0 0164	7 0 14 0 0151	\$010 0 \$1 0 2		5 0 33 1 0023	0 41 0 0000	6 U 41 U UUZS1 7 D 76 D D1230	0 0 14 0 0163	1 0 16 0 0144	2 0 35 0 0123	3 0 16 0 0165	4 0 35 0 0122	5 0 01 0 0023			0 43 0 0032	0 /1 0 0164	2 76 0 0124	0 14 0 0164	0 16 0 0144	0 35 1 0027	4 0 41 0 00270	0 71 0 0164	2 76 0 0124	0 14 0 0164
0023 0023 0023	500	020	023	023	023	024	200	2 7 0 0	2 0 0	0.0	200	000	200	י טע	ייר הייר	י כ ט ט ט ג	י איני ניני	י טיט טיג	יי טיי טיי	0000	026	026	026	026	026	026			220	0 I	027	027	027	027	00274	027	027	027

Table 4-4. 925/930 Computers, Extended Mode I/O Test Program (Sheet 6 of 20)

				BUILD CHANNEL COMMAND ECM/ECD*S							BUILD RPT WITH UNIT NO.									I CHANGO I	START REAL BOOKS	5	HUNI I								. ~	YES	NO, SAVE EOD BIT.						W O	BUILD SKS SELECTION					SAVE SKS	0		
	11+3	*8-3	7-9	=-10**0177777	RIGRD+2.X	=070277777	11+4	P-8±	8+1	89 - 57	RPT	=-2	T1	RPT	KYBD			T RUNNING		c	(*)	2		·)		NINE IN STREET	• 5 2			T1+2		EBDC	11+4	ll l	11+2	11+2	T1+4	MAKELBOX	11+2		EGDC	=040000		MAKETBOX	+	11		
	MRG	STA	BRX	LDX	LDA	ETR	MRG	STA	BRX	BRX X	LDA	ETR	T C	STA	BRU			START TEST			148	200	BRU	10 V	J 5 C	DITTE OF THE	V ED 61100	MAKECH PZE	ן ב		SKA	L D8	STB	ETR	STA	LDX	LDA	35	STA	BAC	SKA	LDB	ХАВ	MRG	STA			Ð
	241		243	4	245	246	247	248	249	250	251	252	253	254	255	256 *	257 *	258 *	'n	260 50	19	É	263	• •	യ	9	οv	268 MA	00	^	\sim	· 1	\sim	N	_	\sim	N 1		N .	മ	ന	മ	മി	ഹ	m	നി	m	m
	00 0 16 0 0144	301 0 35 1 00276	02 0 41 0 0027	03 0 71 0 0165	04 2 76 0 0122	05 0 14 0 0165	06 0 16 0 0145	07 0 35 1 0033	10 0 41 0 0031	11 0 41 0 0033	12 0 76 0 0124	13 0 14 0 0165	14 0 16 0 0144	15 0 35 0 0124	16 0 01 0 0023					7 0 02 0000	0 0 40 2010	1 0 01 0 0064	322 0 01 0 00356					23 0 00 0 00	24 0 46 30003	25 0 76 0 0144	26 0 72 0 0165	27 0 75 0 0017	30 0 36 0 01	31 0 14 0 0165	32 0 35 0 0144	33 0 /1 0 0144	34 U /6 U 0145	35 2 10 0 0035	36 0 35 0 0144	37 0 46 10012	40 0 72 0 00	41 0 75 0 0165	42 0 46 00014	43 2 16 0 0035	44 0 35 0 0144	45 0 76 0 01	46 0 14 0 0165	47 0 17 0 0165
n	0	003	0	0	0	0	\circ	0	0	0	0	0	0	0	0					003	000	00	0032					003	003	003	003	003	003	00	700	000		0 0	9 t	003	003	003	003	003	003	003	003	SUU

Table 4-4. 925/930 Computers, Extended Mode I/O Test Program (Sheet 7 of 20)

								WITH 64 WORDS				ADFR				E TO TYPE:	1		BUNT = ZERB		AD SIGN		IANNIL	E 3.5 A					MESSAGE			コンコー えつ							\(\frac{1}{2}\)		いいというとして	
SAVE UNIT NO. BIT	020					*2DI		SEI UP BUTPUT IMAGE				PUNCH UITH LF	!			UP FOR SUBRBUILN	OUTPUT		AIT FOR CHANNEL C	ROK ON CUTPUT	ES. CHECK BP4 FBR	NO STOP ON ERRO	ROR. DISCONNECT	PE GENERAL ERROR		ac en ex ex	7	() Z	IYPE SPECIFIC ERROR			IN HE REPLACED AT RU								LCANT HENNAHO	110001	
H 1 MAKECH	0,0100,020000000					PUNCH BUTPUT SECTION		=-64**0177777	> * 9 + ti C * \$\frac{\pi}{2} = \frac{\pi}{2}	9 6	٠ د د	114	PALC	PIBSP		=-4**0177777	MSG1	ပ	NCZ	ω	4	0U14A	PDIS	0.1.4	05212122	05151465	0122464	=031452712	:	×	+ (ວີ	- () 1 A	\\ 	ɔ (. D (- i - i - i	D O	SUTPIN	PCAT	. (V H 9 (
STA	* MAKETB DATA			PAGE		PAPER TAPE	•	ר ויי	0 CL X	K (I	2 X	UT4 EXU	EXU	LCH		O	L DB	LDA	BRM	EXO	1 d 8	BRU	UT2 EXU	TYP	8 I E	ж 10	O) E	00 E	X X B) + E	∀ 3	n 2	2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	X 20 1 0 0 1 0	_	ا د و د و	ב ב ב ב ב ב ב ב ב ב ב ב ב ב ב ב ב ב ב		UI4A BRM		2 0) : 5 t
@ O	291 *			6	6	295 *	* 96	ם ה	ν o	h C		02.0	0	0		0	0	О	0	0	-	$\overline{}$	12 0	-	-	-				- (N	V C	V C	2 K	4 C	vc	VO	\ X	328 329 GE	30,) M	7 (
0 35 0 01444 0 51 0 00323	000000	00000100 20000000	000010					71 0 01		15 0 0 15 F	41 0 00	23 0 0123	23 0 0123	23 0 0123	13 0 0123	71 0 0164	75 0 0165	76.0.0043	43 0 0061	23 0 0122	40.20040	01 0 0041	23 0 0123	02 0 0264	12 0 0165	12 0 01	12 0 0165	12 0 0165	46 00014	10 U U103	35 0 0043		41 0 0043	02 14000	70.4	40 14000		300 0 10	43 0 0047	0 23 0 01224	01 0 0042	2400 O FC
00350	035	00353	035				•	000	75500	900	920	036	036	036	036	036	037	037	037	037	037	037	037	037	040	040	040	040	0.40	0 4 0	4 0	7 7	1 5	4 0	7 7	7 7	1 7 0	†	041	00417	042	0.40

Table 4-4. 925/930 Computers, Extended Mode I/O Test Program (Sheet 8 of 20)

2								
<u>ں</u>	042	23	0123	3		EXU	PALC	
_	042	23	0121	334		ij	0 1 G	TO A MIT COMP
٠,	042	2	0121)		:) ,))	TOTAL TOTAL
	042	71	0164	۲	1116	Y U I	== 4 + + 0 1 7 7 7 7	CET 110 EDDAO WEEG 117 E.
, U	042	75	0165) M		, c		TENON TENONAGE
	042	92	0043	n		LDA	PCATC	
ں	043	43	0061	m		BRM	WCZ	LATT FOR CAUNT FOLIAL VERA
J	043	23	0122	30	PCATC	Х П	POP	ACTIVES
0	00432	0 01	0 00431	340		BRU	1 1 9	
ں	043	23	0122	4		EXU	PCET	NO. FRROR?
J	043	40	0040	4		BP1	. 4	YES. IS SIDD AT BUILD
J	043	01	0043	4		BRU	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	S S S S S S S S S S S S S S S S S S S
<u>ں</u>	043	0.1	00	4		BRU	5	ABR STAP ALLE
J	043	43	0047	4		BRM	NITE	GO PIN AND CHECK CHANNEL ADDRESS
J	044	46	0003	4		CLR		
ن	044	35	0145	4		STA	PRF	R (PUNCH REPEAT)
J	044	23	0123	8 4	BUI1A	EXU	PTL	
J	044	23	0123	4		EXU	PALC	
ں،	044	23	0121	S		LCH	PIBSD	LOAD 10SD IMAGE,64
J	044	13	0121					1
J	044	7.1	0	ഗ		LDX	==4**017777	SET UP ERROR MESSAGE:
U	044	75	0165	S		LDB	=ERMSG2	
J	045	76	0043	വ		LDA	PCATC	
Ų	045	43	0061	വ		ВКМ	MCZ	
Ü	045	23	0122	S		EXU	PCAT	CHAN. ACTIVE?
U	045	01	0045	ທ		BRU	1 9	
J	045	23	0122	വ		EXU	PCET	NG CHAN, ERROR
ں	045	40	0040	(U		BPT	4	A 7 7
J	045	01	0045	LC)		BRU	· + + + · · · · · · · · · · · · · · · ·	
J	045	0	00	ø		BRU	9012	
Ü	046	43	0047	···C		BRM	NITELIN	CONTRACT CHANNEL AND ON A NIGORAL
J	046	53	0145	ဖ		N X		CH REPRAT
J	046	0.1	0045	9		BRU	C++	i
Ü	046	01	0045	9		BRU	9013	SET
J	046	76	0167	9		LDA		S(PUNCH REPEAT)
J	046	35	0145	9		STA	PRF	
J	046	01	0044	9		BRU	8UT1A	
				9				
				369	*			
ں	046	40	040	70	3UT3	BP1	1	63 BR STBR
0 (0470	0 01	0 00234	\sim		BRU	KYBD	,
، ب	047	40	0200	_		BP1	2	GD, CYCLE?
، ب	047	01	00	_		BRU	Z	YES
، ں	047	40	0100	\sim		BP1	n	ONE ONLY
ں (047	01	00	_		BRU	Z	
ت	047	0	0035	_		BRU	9U1	
				^				
				_	SUBF	SUBRBUTINE	TO CHECK CHANNEL A	AUDRESS

Table 4-4. 925/930 Computers, Extended Mode I/O Test Program (Sheet 9 of 20)

		ALERI TO STORE PUNCH CHANNEL	ADDRESS		COMPARE UTTH EXPERTED		NOT FOUNT	SHALL OR FREED SIZE NOT DEDMITTE	AND THE ST TOUGHT OF STANDARD AND AND AND AND AND AND AND AND AND AN							אור ראו רטוף	2	THE MOLOS LINES IN						BUIPHI MESSAGE))) !	GUIPUI SPECIAL MESSAGE				BUTPUT RECEIVED AND EXPECTED MESSAGE					INTO 8 SCD OCTAL DIGITS					r BUT BCT	3CD CHARACTER	¥ ~			REASSEMBLY BCD CHARACTERS INTO A + B.	
	0	PASC	7.1	11	=IMAGE+64		4	S. O.L.O.		4	×) - L C C X		T T NO L C	•	T COXE		D T D N D T T	PDIS	==15**017777	100	NA	1	11+1	00	5-1	\$-2	=-12**0177777	2	5-1	GBTBP		TO MAKE ONE WORD		0	=-8**017777		n	T1+10.X	0=	8-3		=-8**0177777	9
ì	80 doing 08	81 E	82	83	48		86	87	80	0.00	06	-	. 0	1 ×1	46	5.0		26	. 10	66	00	10		<u>ي</u> ر	14	55	16 BTPINI	. 20	98	39 BTPIN2	01	11 8	2	* 7		* 9:	7 MKSCT		o •	0	-	2	13	4		9
2000	04/6 U 0U U 0U	04// 0 23 0 0123	0500 0 33 0 0144	0501 0 76 0 0144	0502 0 17 0 0167	0503 0 72 0 0167	0504 0 40 2004	0505 0 51 0 0047	3506 0 37 0 01	0507 0 46 00014	0510 0 16 0 0163	0511 0 35 0 0053	0512 0 76 0 0167	0513 0 43 0 0053	3514 0 35 0 0057	0515 0 36 0 0060	0516 0 76 0 0144	0517 0 43 0 0053	0520 0 35 0 0060	3521 0 36 0 0063	0522 0 23 0 0123	0523 0 71 0 0167	1524 0 02 0 0264	1525 2 12 0 0057	1526 0 41 0 0052	1527 0 71 0 0144	530 0 12 0 0000	531 0 61 0 0053	532 0 41 0 0053	533 0 71 0 0167	00534 2 12 0 00610	535 0 41 0 0053	536 0 01 0 0041			· · · · · · · · · · · · · · · · · · ·	0537 0 00 0 00	0540 0 71 0 0167	0541 0 46 2000	0542 0 6700 003	0543 2 35 0 01	0544 0 76 0 0167	0054	0546 0 46 30003	0547 0 71 0 01	0550 0 6720 00

Table 4-4. 925/930 Computers, Extended Mode I/O Test Program (Sheet 10 of 20)

			EXIT			ADDRESS TEST SUBROUTINE		FROM CHANNEL DID NOT AGREE WITH EXPECTE																												SUBRBUTINE.	200			MANE A LZ	2 0	c = 0.23	OZ.	- 1	CHANNEL ACTIVE?	YES
T1+10.X	8-12		MKGCI			MESSAGES FOR CHANNEL A		52.1END ADDRESS													8.D AFTER		12, EXPECTED			0.0	94	•			0.0		40. 11			COUNT EQUAL ZERO SU		V++	٠.	 	11.9	ດດ	N () (NCZ		8-4
MRG	BRX	XAB	BRR	*		* ERROR MESS	*	OTPNM BCD													BCD		вср			GIPNM1 DATA	תטם	3			OTPNM2 DATA		BCD	PAGE		* WAII FOR C	UC7 PZE		. C A	1 A	160	770	י מ מ	Z +	CAT	ממ
C	0	0	430	m	m	3	m	b													436		437			438	.0 4)			440			442	δ.	4 4 4 1	4 4 U 10	47	1 4	1 4	t L	n t	n ı	n la	n L	ດ
16 0 0145	41 0 00	6 00014	51 0 00			,		22545	221242	125626	226514	412233	145452	312243	412454	312212	125251	631633	225674	523632	412212	325511	567472	363252	212121	0000000	312125	125232	165252	212121	000000	000000	312525				000 0 00	35 0 0061	55 0 01	35 0 0061	40 12000	12000	1 0 00	21 0 0061	000	01 0 00
ហ	55	00553	55					055	055	055	056	056	056	056	056	056	056	056	057	057	057	057	057	057	05/	005/7		090	060	090	090	090	060			-	061	061	061	061	190	1 + 0 to 0	7 9 0	7 0 0	00017	ν Ο Ο

. 11 of 20)
of
_
(Sheet
Program
Test
0
_
Mode
Extended Mode I/O Test Program
925/930 Computers,
Table 4-4.

NO. INHIBIT ERRORS	ES	NG, PRINT ERROR MESSAGE		The state of the s						The state of the s			per person and the contract of						STARI READER		ALERI	⋖		0=0	ÐZ	S. CHAN. ACTIVE	S. ERROR	NO. NO CONT.	YES					CHAN. ACTIVE STILLS		0 = 0 = 0 z		≺ES	SET UP ERPOR MESSAGE			TARL WERRE INFORMATION OF THE STATE OF THE S		END ADDRESS TAPTOLED	CHECK DAIN	READER
	NCZ	1		MIBX	8+6	=-13**0177777	0.1.4	DISMSG+13, X	S - 1		00	1 69		Ð			ION		STARIP			G		RCZI	Š	RCAT	4	¥ ON	=-13**017777	7	EXMSG4+13.X		-	RCAT	8 C Z I	RCZI	8 + 2	INOA	=-3**0177777	=ERMSG5	RCATC	NC2	S)	STARTP
BP 1	BRR	s t x	XAB	MKG	STA	Lūx	TYP	M I H	en X	L D X	Ω Σ	Z X	× m	э ж с	PAGE		INPUT SECTION		ВКМ	R G V	EXO	ГСН		EX C			BP 1	arc arc	רמא	4 7	n :	× 1	0	EXU	BRU	EXU	BRU	9RU	LDX	LDB	LDA	00 ₹3	LDA	LDB	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	BR.M
O	456	വ	S	വ	Q	Q	9	9	9	9	Ý	(Q)	(O	Θ	^	7.1	72 *	73	74	\sim	^	\sim		/	6/	œ	8	∞ (OD 1	a O (0	O a	4007	00	06	0	6	6	9	Q,	0	6	0	66	0	0
621 0 40 20040	0622	0623 0 37 0 0144	0624 0 46 00014	0625 0 16 0 0163	0626 0 35 0 0063	0627 0 71 0 0167	0630 0 02 0 0264	0631 2 12 0 0150	0632 0 41 0 00	0633 0 71 0 0144	0634 0 12 0 0003	0635 0 61 0 0063	0636 0 41 0 0063	0637 3 31 0 0041					0640 8 43 0 01	0641 0 02 2000	0642 0 23 0 0124	00643 0 23 0 01212	0644 9 13 0 0121	0645 0 23 0 0123	0646 0 01 0 0065	0647 0 23 0 0123	0650 0 40 20040	0651 0 01 0 0067	0652 0 71 0 0167	0653 0 02 0 02	2CIO 0 71 2 **********************************	0655 0 41 0 0065		0657 0 23 0 0123	0660 0 01 0 0064	0661 0 23 0 0123	0662 0 01 0 0065	0663 0 01 0 0067	0664 0 71 0 0164	0665 0 75 0 0167	0666 0 76 0 0064	0667 0 43 0 0061	0670 0 76 0 0173	00671 0 75 0 01731	0672 0 43 0 0105	0673 0 43 0 0117

Table 4–4. 925/930 Computers, Extended Mode I/O Test Program (Sheet 12 of 20)

L9AD 18SP BUFFER.65	S(IOSP INPUT) INTERRECORD CONDITION NO	YES CHAN. ACTIVE YES	NG, ERROR SIGP PERMITTED NG YES		0=0	NO YES, CHAN, INTER-RECORD NO	YES, ERROR STOP PERMITTED NO YES, STOP TAPE		CHANNEL	SEI BVERFLBU SIBP TAPE IBSP INPUT FLAG RESET	SET, GET BLOCK NO, 2 END ADDRESS EXPECTED CHECK DATA INPUT	ARI TAPE ERI AD 10SP BUFFER, 33	SET UP ERROR MESSAGE
RALC RIGSP	SPF RCIT \$+2	INS RCAT IN1A	4 IN2 =-15**017777	0.1.4 ERMSG6+15.X \$-1	> +−	INA INA	4 In2 RDIS	=-17**017777 0.1.4 ERMSG7+17.6X 5-1	GOTOP	RDIS SPF IN3	=033120252 BUFFER+64 CHECK	STARIP RALC RIGSP1	=-3**017777 =ERMSG8
RBV EXU LCH LDA	STA EXU BRU	BRU BRU	BPT BRU LDX	MIN WERE		E E E	BPT BRU UXB	LDX TYP BIB	BRU UXX	B S K C C	LDA LDB BRM	E > DI	LDX LDB
000	000	\circ \leftarrow	·			וחוחו		α	M M M M	^ M M M	~ ~ -	4444	546 547
0674 0 02 20001 0675 9 23 0 01243 0676 0 23 0 01214 0677 0 13 0 01215 0700 0 76 0 01670	701 0 35 0 0145 702 0 23 0 0123 703 0 01 0 0073	704 0 01 0 0073 705 0 23 0 0123 706 0 01 0 0071	707 0 40 20040 710 0 01 0 0073 711 0 71 0 0167	712 0 02 0 02 713 2 12 0 01 714 0 41 0 00	716 0 23 0 0123	1/ 0 01 0 00 20 0 23 0 01 21 0 01 0 00	22 0 40 20040 23 0 01 0 0073 24 0 23 0 0124	725 0 71 0 01732 726 0 02 0 02641 727 2 12 0 01570 730 0 41 0 00727	31 0 01 0 0041 32 0 23 0 0123 33 4 51 0 0073	734 0 23 0 01241 735 0 53 0 01451 736 0 01 0 00756	37 0 76 0 0173 40 0 75 0 0144 41 0 43 0 0105	742 0 43 0 01177 743 0 02 20001 744 0 23 0 01243 745 0 23 0 01216 746 0 13 0 01217	47 0 71 0 0164 50 0 75 0 0173

Ó
7.
· 13 of 20)
<u>*</u>
hee
S
Test Program, (Sh
.go
ته
est
<u></u>
\leq
de
ters, Extended Mod
nded M
pu
×
ш,
925/930 Computers,
ρ
Eo
C
93(
925/93(
6
4.
4
able
ē

	WAIT FOR	C	SET OVERFLOW	IS READER STILL RUNNING	YES	NG. RESTART TAPE READER		LOAD 10RD BUFFER+32,33			R(IOSP INPUT)			BLOCK NG. 3		-	STARI TAPE		LOAD 10RD BUFFER,56		. ACT	•	CHAN. INACTIVE		CHECK FOR D'S IN LAST & CHARACTERS			0.K. INSERI CORRECT 8 CHARACTERS					4 .00 XO	END ADDRESS EXPECTED		G CHECK	ST STBP	YES	TEST CYCLE?	S	ليا	0	Z D)			DOWN TO THE TANK DANTED OF THE	ORMAI EAUT DIGHT CIARACIERU TOR
RCATC	NCZ	RCET		RCAT	INS	RPT	RALC	RIORP			SPF	INA		=033120352	=BUFFER+64	CHECK	STARTP	RALC	RIGRD		RCAT	8-1	=-8**0177777	=077	BUFFER+64.X	INGA	8-2	=-8**017777		BUFFER+64.X	=1	S-8	03312045	=dUFFER+56	3	CHECK		KYBD	2	BUT		Z	TU8		4	0 P		
LDA	B B B B B B B B B B B B B B B B B B B	EXU	SBV	EXC	BRU	EXU	EXU	LCH		CLR	STA	BRU		LDA	LDB	BRM	£ ₩ ₩	EXU	LCH		EXU	BRU	LDX	LDA	SKA	BRU	erx erx	LDX	LDA	STA	A ED	× ·	Y :: :: C :: :: .	בים מים מים	> : 2 :	Σ Υ 00	- d - d - d	BRU	BP T	BRU	BP 1	BRU	BRU		BPT) ×	ר י י
548	4	LO.	S	S	5	ß	555 INS	S		S	S	ທ	≥ 260 *	9	9	9	9	9	9		Ŷ	9	9	570	/	7	73	^	^	~	/	^ 1	\	o c	νO.	αv ·	OD)	584	œ	ø	œ	Ø	œ	10	0 -	00	200	7
751 0 76 0 006	0752 0 43 0 0061	0753 0 23 0 0123	0754 4 51 0 0075	0755 0 23 0 0123	0756 0 01 0 0075	0757 0 23 0 0124	0760 0 23 0 0124	0761 0 23 0 0122	0762 0 13 0 0122	0763 0 46 30003	0764 0 35 0 0145	0765 0 01 0 00		0766 0 76 0 0173	0767 0 75 0 0173	0770 0 43 0 0105	0771 0 43 0 0117	0772 0 23 0 0124	0773 0 23 0 0122	0774 0 13 0 0122	0775 0 23 0 0123	0776 0 01 0 0077	0777 - 0 71 0 0167	01000 0 76 0 01636	1001 2 72 0 0144	1002 0 01 0 0102	1003 0 41 0 0100	1004 0 71 0 0167	1005 0 76 0 0164	1006 2 35 0 0144	1007 0 55 0 0165	1010 0 41 0 0103	1011 0 76 0 0173	1012 8 73 0 017 3	1013 U UZ ZUBUI	1014 9 43 0 01	1015 0 40 20400	1016 0 01 0 00	1017 0 40 2020	1020 0 01 0 00	1021 0 40 20100	1022 0 01 0 0064	1023 0 01 0 00		1024 0 40 2004	1025 0 0 0 501	01026 0 21 0 01624	1050 0 1 0 0101

able 4-4. 925/930 Computers, Extended Mode I/O Test Program (Sheet 14 of 2

Extended Mode I/O Test Program (Sheet 14 of 20)										OUTPUT ERROR MESSAGE							BUTPUT 8 CHARACTERS				CR											F 0 F		FOF	4	CH		SAVE EXPECTED		COMPARE ACTUAL WITH EXPECTED		ØZ.	YES			CHECK INPUT BUFFER		
	,	BUFFER+64.X	CI.	BUFFER+64.X	=0707	=052120000	9	MSGIMG+8.X	IN3D	=-19**0177777	0.1.4	ERMSG9+19,X	8-1	0	0	8-1	0.1.1		MSGIMG+8.X	8-1	ERMSG1+3	60109			Ф			DATA SUBRBULINE.			ERMSG0+6	RCET	PARERR		PARERR	KASC	- -	11+1	11	11+1	1-1	PINERR	=-64**0177777	=0C	=077	BUFFER+64.X	CHECK1	
Table 4-4. 925/930 Computers,	594 CLR	95 IN3D LD	96	26	98	66	00	01	02	0	04	605 MIB	90	07	0	60	10	-	12	13	14	15	616 *	17 *	18 MSGIMG R	619 PAGE	20 *	621 * CHECK INPUT	622 *	623 CHECK PZE	24	25	26	27	28	629 EXU	30	31	32	33	34	35	36 CHECK2	37	10	3.0	40	41
		1030 2 76 0 01	1031 0 6700 003	1032 2 16 0 0144	1033 0 14 0 01	1034 0 16 0 0171	1035 0 6700 006	1036 2 35 0 0105	1037 0 41 0 0103	1040 0 71 0 0171	1041 0 02 0 0264	1042 2 12 0 01	1043 0 41 0 0104	1044 0 02 14000	1045 0 40 14000	1046 0 01 0 0104	1047 0 02 0 02	1050 0 71 0 0167	1051 2 12 0 0105	1052 0 41 0 0105	1053 0 12 0 0153	1054 0 01 0 0041			01055					1065 0 00 0 0001	1066 0 35 0 0162	1067 0 23 0 0123	10	1071 0 40 20001	1072 0 01 0 0114	1073 9 23 0 01	10/4 0 33 0 0144	1075 0 36 0 0144	1076 0 76 0 0144	1077 0 17 0 0144	1100 0 72 0 0167	1101 0 01 0 0115	1102 0 71 0 0165	1103 0 76 0 0167	1104 0 75 0 0163	1105 2 70 0 0144	1106 0 01 0 0111	1107 0 55 0 0165

DISCONNECT READER CHANNEL BUTPUT PARITY ERROR MESSAGE DISCONNECT READER CHANNEL RETURN TO CHECK NUMBERS ERROR STOP PERMITTED? 925/930 Computers, Extended Mode I/O Test Program (Sheet 15 of 20) ERROR STOP PERMITTEDS асп PERMITTED EXIT IF ALL CORRECT ACTUAL TO FURMAI EXPECTED SIBRE RECEIVED SIBRE EXPECTED STBP NO. EXIT EXPAND ERROR NG YES YES SUBRBUTINE =-13**0177777 ERMSG0+13.X PARITY ERROR SUBROUTINE --9**017777 BUFFER+64.X BUFFER+64.X =012000052 =012000052 ERMSGP+9.X ERMS60+12 **ERMSG0+9** ERROR CHECKS 0 TPNM2 0.1.4 CHECK =0707 GOTOP CHECK RDIS CHECK =0707 0.1.4 MKBCT RDIS \$-1 5-1 PIN ADDRESS LDA LSH ETR LSH EXU TYP LSH MRG LSH MKG SIA L.DA TOY. MRG STA LDX EXC TYP CDX MIB 401 CAT BRU BPT BRU LDA BRM STA PARERR CHECK 1 PINERR Table 4-4. 671 645 668 699 670 682 685 647 649 650 652 653 654 655 656 657 658 659 999 662 663 664 999 666 672 673 674 979 678 680 684 651 661 681 683 011135 01676 01710 01713 01055 01710 01713 01634 0 01055 01241 01714 01627 01146 0 01132 01444 00635 01444 01444 01444 01444 01241 01635 02641 00537 01631 02641 0.01151 003 900 003 900 603 20040 14000 14000 20040 16 0 16 0 35 0 76 0 9600 76 0 14 0 6700 16 0 35 0 71 0 23 0 02 0 35 0 6700 1.4 0 000 6700 6700 0 76 43 35 41. 12 41 0.1 01112 011113 011114 011115 01117 011120 01122 01123 01124 01125 01127 01132 01133 01135 01144 01150 01151 01152 01153 01155 01131 01126 01130 01142 01157 01143 01146 01147 01154 01160

Exteriored Words 1/O Test Flogian (Sheef 10 of 20)		EXPAND EXPECTED TO BCD		SAVE		DISCONNECT READER			POLYNON TANKEN TO THE PROPERTY OF THE PROPERTY		BUTPUT BLOCK NO.		•	GO BUTPUT RECEIVED AND EXPECTED						CLEAR BUFFFR		STAR1 TAPE	EXIT																			The second secon
ipoleis, Exielided Mode I	GIPNM2+1	T1+1	MKOCT	DINNI	OTPNM1+1	RDIS	0.1.4	LC:	4		ERFSG0+4	ERKS60+5	ERMSG0+6	OTPINS		READER SUBROUTINE		==64**0177777		BUFFER+64.X	5-1	RPI	STARTP			IMAGE. 64		IMAGE.64		BUFFER, 64		BUFFER, 65	0 C C C C C C C C C C C C C C C C C C C	001 END 32	BUFFFR+30.33	•	BUFFER, 56		The second secon	INSTRUCTIONS.	•	0
(calcoling 00//07/ 14 calcoling)	0	91	92	93	94	Q	96	26	96	699 BRX	00	01	02	703 BRU	04 *	35 * SIARI TAPE	NZ STARIP	. 30	50	01	_	. 21		714 PAGE	 27 * 21	718 PIGSP 18SP		719 PIGSD IGSD	0	721 RIGSD 16SD		722 KIGSP IGSP	723 RIBSP1 18SP		724 RIGRP IGRP		725 RIORD IGRD	(10	728 * I/8 CHANNEL	* 68	m
	0 36 0 00636	76 0 0144	43 0 0053	35 0 0057	36 0 0063	23 0 0124	02 0 0264	71 0 0167	12 0 0057	41 0 0117	12 0 0162	12 0 0162	12 0 0162	01 0 0053		· · · · · · · · · · · · · · · · · · ·	00 0 000	71 0 01	m	35 0 0144	41 0 01	23 0 0124	7110 0 16			02 146	100 01244	002 142 0 30 0100 01244		02 142 0	100 01344	101 01	02 146 0	040 01344	02 144	041 01404	0 7	010 010				0 40 14000
-30	01161	116	116	116	116	116	116	117	117	117	117	117	117	117			117	120	01201	120	120	120	770			120	120	01210		121	7 2	121	121	121	122	122	01222	U		÷	0	01224

DURING C=0* 52.1CHANNEL ERRORGUSLY DISCONNECTED BEFORE 925/930 Computers, Extended Mode I/O Test Program (Sheet 17 of 20) PUNCH REPEAT FLAG IBSP INPUT FLAG BUTPUT IMAGE AREA, INPUT BUFFER AREA SIGRAGE AND FLAGS ERROR AND STATUS MESSAGES. 0.000 6 4 6 4 000 00 TEMPORARY PAGE CZI CEI DSC ASC CET RES RES RES BCD DSC ASC RP1 DISMSG BUFFER IMAGE Table 4-4. PALC PDIS PASC RCZI RDIS RASC RALC PCZT PCET RCET RC I T RCAI PPT 202 SPF 787 754 755 756 757 734 735 736 737 738 738 740 741 743 744 745 746 748 750 751 752 753 760 747 749 762 764 761 763 0 02044 0 00044 0 02034 00000 12000 50000 11000 12000 11000 12000 12000 00000 50000 45452543 46514664 62437012 24316223 46454525 23632524 12222526 46512512 23130073 12255151 12246451 52233021 40 40 02000 40 40 40 40 02 02 02 02 00000 00 01227 01230 01231 01232 01233 01234 01235 01236 01237 01225 01240 01241 01242 01243 01244 01464 01456 01472 01444 01461 01462 01463 01465 01470 01474 01475 01476 01467 01471

Table 4-4. 925/930 Computers, Extended Mode I/O Test Program (Sheet 18 of 20)

									WHEN C=0 ON IOSD INPUT!																GRAPH TIC TIGNI GSET															TING EOR PAST BUT C							
	16,10SP, BUTPUT, 11				16,18SD, BUTPUT, 11				52, ICHANNEL DID NOT DISCONNECT L													12-18SD. INPUT			SOLICHANNEL DISCONNECTED DESINATIONS													8 TRUE 1		48, IDURING IBSP INPUT C=0 INDICATING							
	768 ERMSG1 BCD				769 ERMSG2 BCD				770 ERMSG4 BCD									•				771 ERMSGS BCD			772 ERMSG6 BCD													773 BCD		774 ERMSG7 BCD	,	4					
145271	31466247	312466	347646	312525	146622	312466	347646	312525	223302	545254	224312	245466	224316	346454	523631	630254	223130	246451	146622	231454	463521	146622	312314	764635	223302	545254	224316	346454	523632	410046	171452	231466	712314	764637	223316	245256	551121	351642	312521	224645	145271	146624	231454	463122	300123	524312	163314
147	01500	150	150	150	150	150	150	150	151	151	151	151	151	151	151	151	152	152	152	152	152	152	152	152	153	5.53	150	5 2 2	153	7 2	7 10	5 6	154	154	154	154	154	154	154	154	155	155	155	155	155	155	155

Table 4-4. 925/930 Computers, Extended Mode I/O Test Program (Sheet 19 of 20)

20.IT WAS NEVER TRUE. 1	52,110RD ON INPUT DID NO! IGNORE THE LAST 8 CHARACTERS,	24, BUT READ THE FOLLOWING!	8.11PARITY 40.11NPUT ERROR IN BLOCK NO. NIEXPECTED DD!	12.RECEIVED DD1
5 BCD 6 ERMSG8 BCD	7 ERMSG9 BCD	8 BCD	9 ERMSGP BCD O ERMSGO BCD	BCD AIBX
77		77.	77.	781
ט פופוט ט פור אוט אוט פור אוט אוט פור	764635 231465 412464 231454 463122 124124 745465	512633 512432 55312121 523302 523302 521627 521627 521252	31454 51472 31454 31454 31454 163122 51465	112456 112456 112456 124242 12523 12523 12523 12652 12653 12653
01557 01561 01561 01563 01563 01565 01566 01567 01570	01572 01573 01574 01575 01576 01577 01600	01602 01603 01604 01605 01606 01607 01610 01611	01614 01615 01616 01617 01620 01622	01624 01625 01627 01630 01631 01632 01633

BEGIN

0	786											ik ir																																				
	00200	0604	0605	9090	000	7777	7767	7777	3767	7777	7777	0200	7776	7777	0000	0000	4000	0000	0///	0000	0150	2122	1465	4645	5271	0150	7777	0134	7776	7776	7777	0000	7776	0152	2015	0144	7775	2025	0157	2035	2045	0143	000	2000	7775	0000	7776	
	000	06	90	90	00	01	02	01	77	02	77	00	01	02	00	00	00	00	5	2	00	21	5	22	4	00	77	00	5	0.1	01	00	0	00	31	00	0	31	00	31	31	00	00	21	01	20		
	163	163	164	164	164	164	164	164	164	164	165	165	165	165	165	165	165	165	997	166	166	100	166	166	166	166	167	167	167	167	167	167	167	167	170	170	170	170	170	170	170	170	171	171	171	01713	171	
	_				-	_	_		_			_	_	_	_	_	_	_ `				•		_	_	_	_	_	_		Ū	J	_	_	_	_	_	_	J	_	_	_	_	_	_		_	

4.64 Operation

4.65 To select the reader and punch units to be used enter:

"CU" P to select punch,

"CU" R to select reader.

The letter C is the channel number and may be any digit 0-7 and the letter U is the unit, either one or two. The reader and punch need not be on the same channel.

- 4.66 The test is started by entering the letter "S". Control of the test operation is then a function of the Breakpoint Switches. Table 4-5 summarizes the switch functions.
- 4.67 When running cyclic tests from punch to read, the tape from the punch should be inserted into the reader.

4.68 Punching

4.69 The program punches four blocks of 64 characters each in one pass. The characters form a counting sequence from 00 to 778. The first block is started with leader and output with an IOSP. All punching is done in the one character per word mode. When the word count reaches zero, an IOSD is loaded to punch a second block of 64 characters. No leader is punched between the first and second blocks. This results in one physical block 128 characters long. Starting with leader, two additional blocks of 64 characters are then punched with an IOSD.

- 4.70 At the conclusion of each output operation, the channel address register is stored and compared with the expected value. If they do not agree, the program types the expected and actual values.
- 4.71 The program tests the channel during the output operation to see if the channel should erroneously disconnect before the word count reaches zero.

4.72 Reading

- 4.73 Each of the four blocks is read with a different set of commands and counts so as to test as many operations as possible. After reading a block, a general subroutine checks for input parity errors, for channel end address agreement with the expected address, and the data read character by character. Error messages with block numbers are typed in the event of any one of these tests failing. In the event of a test failing, reference should then be made to the test program flow diagram and troubleshooting information contained in Section 5 of this manual. The handling of each block is as follows:
- a. <u>Block 1</u>. The first block is one-half of a 128 character physical block. Reading one character per word, an IOSD with a count of 64 is used to read this block. The program checks to see if the count reaches zero and the channel becomes inactive at the same time.
- b. <u>Block 2.</u> This is the second half of the first physical block and is read with an IOSP with a count of 65. The read should terminate because of the end of record. The program checks to see that the word count does not reach zero and the channel remains active after the CIT (inter-record test) instruction skips. The tape is

Table 4-5. 9300 Computer Breakpoint Switch Functions

Breakpoint Switch	Reset	Set
1	Run in the normal mode as determined by the other switches	Stop and return to keyboard control at the end of the current pass (punch or read)
2	Continue to run test selected by switch 3	Cycle test runs from punch to read to punch and so on
3*	Selects punch mode	Selects to punch and so on
4	Stop and type diagnostic messages whenever an error occurs	Do not stop and type on errors but continue to run

^{*}Used when switch 2 is reset or when starting test

finally stopped with a disconnect before the data is checked.

c. <u>Block 3</u>. Block 3 is a 64 character physical block. It is read with two channel commands. The first is an IOSP with a count of 32. If the count goes to zero before the channel disconnects, an IORP with a count of 33 is loaded. This should cause the inter-record indicator to be turned on at the end of the record. The count should not reach zero and the channel should remain active. The tape is again stopped with a disconnect before the data is checked.

d. <u>Block 4.</u> This is the third physical block of 64 characters and is read with an IORD with a count of 56. The program waits for the channel to be inactive then checks to see if the channel ignored the last eight characters. If the tape was erroneously stopped after the 56th character, it will show up as a failure on the first block of the next read pass.

4.74 Test Program

4.75 Table 4-6 gives the test program for the 9300 computer I/O extended mode.

4
\sim
-
\sim
2
0
0
0

Table 4-6. 9300 Computer, Extended Mode $\rm I/O$ Test Program (Sheet 2 of 20)

0	*	SW 4	MESSAGES WHENEVER AN	CONTINUE	UE RUNNING REGARDLESS.
0	*.		ERROR OCCURS.		
_	*				
N					
3	* NOTE:	E: TO RUN CO	CONTINGUS FROM READ TO	PUN	BF THE
4	*	SHOULD	FED INTO THE RE	∢	E USED 1
ເດ	*	CONTINGS	ON THE R		
ø		PAGE			
/	*				
80	* THE	FOLLOWING	SECTION OF CODE	DEFINES EITHER	R 925/93
O,		⋖	INSTRUCTION SET	HIS IS DONE	ON THE BASI
0	* MACHINE	_	STATEMENT AF THE	GINNING BE	THE DEC
_	*				
a	*				
m	*				
4	*				
ß		α.			
9	5 DF9300 I	7			
/	SINST	lı.	3,6,15		
æ	OL.	Ω	-	DEFINE INDEX	X BP'S TO IMPLY X1.
6	SLDX	7	017		
		NAME	077		
	SBRX	NAN	057		
		102	170 (070 141(074(14)07)	111	
u m		END	101011011011111111111111111111111111111	(1)	
4		PROC			
ທ	SXAB	NAME	037733	DEFINE COMP	COMPATIBLE REGISTER BP-S
9		NAME	037731	1	
7		ZAZ	037713		
. ac	SCLR	LEV	037711		
0		ISN	0.040.P(0)		
. 0			•		
-			-		
N			000	DEFINE COMP	COMPATIBLE SHIFTS
			002		
			004		
			900		
			044		
	_		3,6,6,9		
			P(2),060,P(0),P(1)**077	0777	
O.					
0	۵.	PROC	-	DEFINE MISC	. COMPATIBLE OP'S.
-4	NI W S	NAME	071		
~		NAME	030		
~		NAME	032		
4		ISNI	(P(*1)*/2)++P(2),P(0),P(1, P(1)	
in		END			
9					

DEFINE INDEX TAG "X" FOR 2 ON 930 04000 00040 0.022.0(0)*/(-12)**7.0(0)**07777++(0(1)>0)*/(6-0(1)) DEFINE INDEX TAG*X* FOR X1 EOD CONSTANT BRANCH AND CLEAR INTERRUPT DEFINE 170 INSTRUCTIONS 9300 Computer, Extended Mode I/O Test Program (Sheet 3 of 20) NOT A 9300 THEN DO THE FOLLOWING OPERATIONS EOD CONSTANT SET BVERFLOW EGD CONSTANT 3.6.1.14 P(2).P(0).P(*1).P(1) FBRM 3.6.3.12 M(*1).1.2 0177 0400000 040000 014040 0177 GD M *8+1 H(I) 012 SUTFRM ABRG PROC ABRG NAME PROC NAME NAME FORM INSI PRBC NAME NAME EOU BRR BRU END NO DO BRU END EDU SSUTFRM 126 % F 9 D C 137 N + + 137 S 9 V 133 A 134 M 135 M 136 M 137 S 8 B C 137 S 8 B R C 137 S 8 B R C Table 4-6. SEBDC DF 930 119 \$BIM 120 INST 112 113 DF930 114 * 115 * IF 116 * 117 P SRBV \$ S @ V SBPT SDSC SOVI 123 001 101 102 103 104 105 106 106 125 126 127 142 109 140 111 122 141

Table 4–6. 9300 Computer, Extended Mode I/O Test Program (Sheet 4 of 20)

					4) */3++2 *P(0)++(b(1)1)*/6								++(P(1)**4)*/12++(P(1)**1)*/6												INITIALIZE RECOVERY LOCATIONS								READ CHARACTER			CHECK FOR CONTROL CHAR.									CK FB	BT CONT	
ipolei, Exicilaed Mode 1		05000	012000	3.66.15	(P(1)		~	014000	011000	010400	012000	3,6,15	P(1)**2,040,P(0)			TYPE=9300		TYPE<9300				F THE PROGRAM		0200	BRUGO		032	KYBD	RDIS	_	1.1	0.1.1	· · · · · · · · · · · · · · · · · · ·	11+1	11	• • • • • • • • • • • • • • • • • • • •			œ:		_			0	0	682	
) 1	Д I	1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	168 188	-	END	PRGC	NAME	NAME	NA NE	NAME	FORM	-	END	END	DG	DF9300	DG	DF 930	PAGE		START 0		ABRG	LDA	STA	STA	BRU	کر کر در کر کر		STA	. X	BIM	LDA	LDB	S T T	BRU	BRU	SKE	BRU	BRU	S T T	BRU	B R R	SK A	BRU	807
•	•	₹ 4) Q	·				SCAT	€9	\$ ℃	SCZT	-		ı			4				*	# THE	*	1	BEGIN		1	BRUGG	Z A	6	2		601														
<u> </u>		145	1 40	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	1/3	174	175	177	178	179	180	181	182	183	184	185	186	187			190	191	192
																	00177 04000000						1	0200	0200 0 0 16 0020	0201 0 0 76 0000	0202 0 0 76 0003	0203 0 0 01 0023	0204 0 0 21 01	0203 0 0 21 0123 0206 0 40 37711	0207 0 0 76 0144	0210 0 02 0 02	0211 0 32 01445	0212 0 0 16 0144	0213 0 0 14 0163	0214 0 0 55 0163	0215 0 0 01 0021	0216 0 0 01 0023	0217 0 0 55 0164	0220 0 0 01 0022	0221 0 0 01 0025	0222 0 0 55 0164	0223 0 0 01 0022	0224 0 0 03 0031	0225 0 0 54 0164 000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00226 0 0 01 00236	J22/ U 0 14 0144

GET CHANNEL NO. BUILT. SAVED IN T1+2 UPDAIE EGM/EGD*S IN 11+2 INSERT CHANNEL DESIGNATION UPDAIE CHANNEL COMMANDS GET CHANNEL NO BUILT CHANNEL NUMBER UNII NUMBER IN 9300 Computer, Extended Mode I/O Test Program (Sheet 5 of 20) NO LEADER EOM UPDATE EBMZEBL'S UPDAIE UNIT NO. UPDATE SKS'S BUILD SKS*S SAVE MAKE READER CHANNEL SET UP ROUTINE PUNCH CHANNEL SET UP ROUTINE =-4**0177777 =-3**0177777 =-4*+0177777 =-4**)177777 --4**J177777 =050277677 =057737677 =050277777 =050277577 =057737677 P1850+2.x PALC+1.X PCFT+1.X RCIT+1.X RALC+1.X MAKECH NAKECH =02000 11+2 T1+4 *8-3 E-8* 11+3 *8-3 T1+2 *\$-3 11+2 8-4 8-4 8-5 691 8+1 PTL 2== 8-4 PAGE \$18 \$1A BRU LDX LDA ETR MRG STA 8R X BRX LDX LDA ETR MRG STA 8 8 X X LDA ETR MRG LDX LDA ETR MRG BRX L D X L D A E T R Table 4-6. PO ž 200 198 199 232 232 233 202 204 961 201 203 0 76 00235 57 00235 0 13 01450 0 76 00251 57 00256 57 00251 0 13 01446 0 76 00270 57 00270 0 76 00243 57 00243 17 01643 01444 01444 1 16 01234 0 13 01446 01227 01446 0 11 01644 11 01646 13 01447 1 16 01212 0 11 01647 11 01650 01230 0 1 16 C1244 1 16 01227 0 16 01230 0 11 01644 00211 01651 0 03 00323 1 16 01240 01646 01645 17 01643 01643 76 00272 00273 00274 00232 00256 00242 00243 00247 00251 00257 00263 00271 00275 00276 00230 00231 00234 00235 00236 00237 00240 00241 00244 00245 00246 00250 00252 00253 00254 00255 00260 00261 00262 00264 00266 00270 00267 00277

Table 4-6. 9300 Computer, Extended Mode I/O Test Program (Sheet 6 of 20)

				BUILD CHANNEL COMMAND EOM/EOD'S							BUILD RPT WITH UNIT NO.									ISCONNEC	-	READ	PUNCH							CH. NO	EOD REGUIRED	YES	NG, SAVE EOD BIT.					LD E	AVE EBM	BUILD SKS SELECTION					S	BUILD UNIT NO. BIT		
1	Σ+π -			=-10**017777		=070277777	11+4	№ -9*	5+1	£1 \$	O_	2 = 1	11.	RPT	KYBD	•		ST RUNNING		0	'n	2 1	901			CHANNEL NO. SUBROUTINE				11+2	4 4 1	EGDC	T1+4	۳3	11+2	11+2		MAKETB.X	11+2		EBDC	=040000		MAKETBOX	11+3	11	1	=1
	() () ()	S S	BRX	LDX	LDA	ETR	MRG	SIA	BRX	BRX	LDA	ETR	MRG	SIA	BRU	*		* START IE	*	SO DSC	BPT	BRU	BRU	PAGE	*	* BUILD CH	•	MAKECH PZE	CLR	LDA	SKA	L DB	STB	ETR	STA	LDX	LDA	MRG	STA	BAC	SKA	. 80 7	X A B	MRG	STA	LDA	ETR	EGR
	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	569	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288
	0 0 13 01447	0 76 0027	57 00276	17 0165	1 16 0122	0 11 01	0 13 0145	0 76 0033	57 00311	57 0030	0 16 0124	0 11 01	0.13 01:44	0 76 0124	0 01 0023					02 0000	001	0 01 0064	0 01 003		•	*		0 00 0	40 3771	0 16 0144	0 54 01	0 14 0017	0 74 0145	0 11 0165	0 76 0144	17 01446	0 16 014	1 13 003	0 76 014	40 37713	0 54 001	0 14 016	40 37733	1 13 003	0 76 014	0 16 014	0 0 11 01657	0 12 016
	00300	030	030	030	030	030	030	030	031	031	031	031	031	03.1	031		***			031	00320	032	032		-		•	032	032	032	032	032	033	033	033	033	033	033	033	033	034	034	034	034	034	034	00346	034

Table 4-6. 9300 Computer, Extended Mode I/O Test Program (Sheet 7 of 20)

SAVE UNIT NG. BIT	. 020003100		I GN.	SET UP BUTPUI IMAGE WITH 64 WORDS					LOAD 19SP IMAGE,64		SET UP FOR SUBROUTINE TO TYPE:	SSP. AUTPUT		FOR		YES, CHECK BP4 FOR NO STOP	NG NO STOP ON ERROR	CT CHANNEL	IYPE GENERAL ERROR MESSAGE	— a		I S G	TYPE SPECIFIC ERROR MESSAGE			TO BE REPLACED AT RUN TIME							GW PIN AND CHECK CHANNEL ADDRESS	CHANNEL INACTIVE READI		
II Makech	0,0100,020000000,02000010		PUNCH BUTPUT SECTION	=-64**0177777	IMAGE+64,X	01000000	>1 + a	PALC	PIGSP		=-4**0177777	=ERMSG1	PCATC	NCZ	PCET	4	0UT4A	ruls 	•	=052121225 =051514651	=012246451	. 60		MIBX	8+1	00		℃ • • • • • • • • • • • • • • • • • • •	0 -				BUTPIN	PCAT	8+2	PPT
289 STA 290 BRR 291 *	6	9	295 * PAPER TAPE 296 *	0 0	0.00	00	02 81174	03	0.4			90	07	90	60	10	11	2100 21	2 5	-	91	21	· 61	61	50	21	2.5	2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3.4 3	מל פנים מע מים	25 25 26 27	. .	k n	0.0	30	31 B	32 E
00350 0 0 76 01444 00351 0 0 41 00323	00352 000000000 00353 00000100 00354 20000000 00355 20000100			00356 1 17 01660 00357 0 40 37711	360 8 1 76 01344	361 0 0 05 01651 362 1 57 00360	363 0 0 21 01230	364 0 0 21 01233	365 0 0 21 01236	366 0 0 31 01237	367 1 17 01643	370 B 0 14 01652	371 0 0 16 00431	372 0 0 03 00610	3/3 0 0 21 01226	374 0 22 4 0004	3/5 U 0 01 00416	378 6 0 21 01231	400 0 30 0 02041	401 0 30 01664	402 0 30 01665	103 0 30 01666	104 0 40 37733	105 0 0 13 01635	106 0 0 76 00437	10/ 0 30 00000	110 0 /1 0040/	111 1 3/ 0040/	112 0 02 14000	113 0 20 14000	115 0 0 01 00413	0000	0416 0 0 03 0047	01224.	0420 0 0 01 00422	0421 0 0 21 01227

Table 4–6. 9300 Computer, Extended Mode I/O Test Program (Sheet 8 of 20)

	LOAD CH. 10SD IMAGE, 64		-	ISSD, GUTPUT		WAII FOR COUNT EQUAL ZERO	CHAN. ACTIVE?		. EKROR?	. IS STOP ALLOW	ERROR OR NO ST	ERROR STOP ALLOWED	ONA NIC		R(PUNCH REPEAT)			LOAD 10SD IMAGE, 64		SET UP ERROR MESSAGE:				CHAN. ACTIVE?	ES	NG CHAN ERROR	S. IS ERROR		YES	IN AND	æ	RESET	SET	S(PUNCH REPEAT)				1	0	C 20 20 20 20 20 20 20 20 20 20 20 20 20	1	> 12 do 12 d	`			L ADDRESS	
۲	PIGSD	1 1 1	4 (TRANS	7 T T T T T T T T T T T T T T T T T T T	MCZ.	- V		PCET	4	2+5	5	BUTPIN	54	PRF	PTL	PALC	PIGSD		=-4**0177777	=ERMSG2	PCATC	NC7	PCAT	5-1	PCET	4	8+5	8UT2	BUTPIN	PRF	€+ 5	6UT3	1 3	¥	6UT1A		•	- 7 0 5	20.0	7 E	: :	2	136	-))	E TO CHECK CHANNEL	
EXU	LCH	-	ב ה ה ה	L 10 8	A 10	ב צי ב	ב ה ה ה ה	ב ב ב ב	EXU	BP1	BRC C	BRU	9 3 3	CLR	SIA	EXC	EX.	LCH			LDB	LDA	88.M	EXU	BRU	EXU	BP1	BRU	BRU	90. M	SKR	B.ĸ.	D×6	LDA	∢ : - 0	BR∪		ā		1 d d	. a) L		200)	SUBROUTINE	
333	334	7118		336	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		339 PCAIC	340	341	342	343	344	345	4	47	34	349	350		351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	292	* + 090 1090 1090 1090	7 500 7 0 0 1 1 1		372	373	374	375	376	. ト	* * 20 /	
0422 0 0 21 0123	00423 0 0 21 01210	0424 0 0 31 0121	0425 I I/ 01645	0426 0 0 14 0165	0427 0 0 16 0043	0430 0 0 03 0061	0431 0 0 21 012	0432 0 0 01 0043	0433 0 0 21 0122	0434 6 22 4 0004	0435 0 0 01 0043	0436 0 0 01 0037	0437 0 0 03 0047	0440 0 40 37711	0441 0 0 76 0145	0442 0 0 21 0123	0443 0 0 21 012	0444 8 0 21 0121	0445 0 0 31 0121	0446 1 17 01643	0447 0 0 14 0165	0450 0 0 16 0043	0451 0 0 03 0061	0452 0 0 21 0122	0453 0 0 01 0045	0454 0 0 21 0122	0455 0 22 4 0004	0456 0 0 01 0045	0457 0 0 01 0037	0460 0 0 03 00	0461 0 0 53 0145	0462 0 0 01 0045	0463 0 0 01 0045	0464 0 0 16 0167	0465 0 0 76 0145	0466 0 0 01 0044		0467 0 22 4 004	0470 0 0 0 0000	00471 0 22 4 0023	0472 0 0 01 0064	0473 0 22 4 0013	474 0 0 01 0064	0475 0 0 01 0035			

Table 4-6. 9300 Computer, Extended Mode I/O Test Program (Sheet 9 of 20)

		ALERI TO STORE PUNCH CHANNEL			COMPARE WITH EXPECTED		NOT : EQUAL	ERROR STOP NOT PER	ENGTH OF ERROR MESSAGE	P ERROR BUTPUTIER			GENERATE EXPECTED PIN WORD IN BCD		SAVE EXPECTED		GENERATE ACTUAL PIN WORD IN BCD				DISCONNECT PUNCH CHANNEL			CUIPUT MESSAGE		BUTPUT SPECIAL MESSAGE				BUTPUT RECEIVED AND EXPECTED MESSAGE						INTO 8 BCD OCTAL DIGITS				WORD	HIFT BUT BCTAL	BCD CHARACTER		•		4	CASSETTER BCD CHARACTERS	
	0	PASC	T1	71	=1MAGE+64	=-1	4	GUTPIN	T1+1		MIBX	OTPINI	=IMAGE+64	MKOCH	GIPNAI	GTPNM1+1		MKBCI	GIPNAZ	OTPNM2+1	PDIS	=-15**0177777	0.1.4	O I PNM+15.X	 	11+1	00	5-1	8-2	=-12**0177777	4	•	GOTOP			TO MAKE ONE WORD			=-8**0177777		м	T1+10,X		ත .		=-8**0177777	0	
* 62	σo σ	81	82	83	84	85	86	87	88	68	06	91	92	93	94	95	96	26	96	66	00	01	02	0	0.4	05	06 BTPINI	07	90	0	10	11	12 B	13	7	ß	16 +	I MKGCI	13	19	20	21	22	N	24	25	ı Oı	
	00476 0 0 00 00000	0477 0 0 21 01232	0500 0 0 33 01444	0501 0 0 16 01444	0502 0 0 12 01671	0503 0 0 54 01670	0504 0 22 4 0004	0505 0 0 41 00476	0506 1 77 01445	0507 0 40 37733	0510 0 0 13 01635	0511 0 0 76 00530	0512 0 0 16 01671	0513 0 0 03 00537	0514 0 0 76 00577	0515 0 0 74 00630	0516 0 0 16 01444	0517 0 0 03 00537	0520 0 0 76 00635	0521 0 0 74 00636	0522 0 0 21 01231	0523 1 17 01672	0524 ' 0 02 0 02641	0525 1 30 00574 .	0526 1 57 00525	0527 1 17 01445	0530 0 30 00000 .	0531 0 71 00530	0532 1 57 00530	0533 1 17 01673	0534 1 30 00610	0535 1 57 00534	0536 0 0 01 00412						0540 1 17 01674	0541 0 40 37731	0542 0 60 04 003	0543 0 1 76 01456	0544 0 0 16 01675	45 1 57 00542	0546 0 40 37711	0547 1 17 01674	0550 0 60 06 005	

$\overline{}$
0
2
10 of
J
0
_
*
ě
۳
(Sheet
ت
_
☱
5
ਰ
0
~_
sst Progre
ş
ö
\vdash
\sim
Ų
\geq
Mode
ŏ
₹
~
╼
Extended A
ō
\subseteq
Ð
\overline{x}
ய்
_
-
ā
5
ā
mputer,
õ
Õ
Ō
9300
\approx
K
٠.
_
Š.
ĭ
4
a
<u>~</u>
aple
\mathbf{G}
Ĕ

10.1	AGREE WITH EXPECIE			
EXIT Anuress test subroutine	HANNEL DID NGT			SUBROUTINE. ENTRY SAVE R/PCAT MAKE A CZT SAVE R/PCZT C = 02? NO YES CHANNEL ACTIVE?
G T1+10.X X S-2 B R MKGCT MESSAGES FOR CHANNEL A	END ADDRESS	8.D AFTER 12.EXPECTED 0.0	O II	COUNT EQUAL ZERO SU \$+6 =1 \$+1 00 \$+2 WCZ WCZ 00
# # # # # # # # # # # # # # # # # # #	C)	BCD BCD OTPNM1 DATA	3CD DAT 3CD	# WAIT FOR WCZ PZE STA ADD STA CZI BRU BRU BRU BRU BRU BRU BRU BRU
4 4 4 2 2 4 4 3 4 4 4 3 4 4 4 3 4 4 4 3 4 4 4 4) พ พ) 4 พ	436 437 438	D 4 4 4 4	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
0 1 13 01456 1 57 00550 0 40 37733 0 0 41 00537	52254524 12212424 512252424 12265146 44122330 21454525 43122431 24124546 63122127 51252512 66316330	23632 23632 25511 25511 2572 53252 53252 50000	00000 12125 25232 65252 12121 00000 12525	0 0 00 00000 0 0 76 00617 0 0 05 01657 0 0 76 00614 0 20 12000 0 0 01 00617 0 0 41 00610 0 20 14000 0 0 01 00614
00551 00552 00553 00554	00555 00555 00556 00550 00561 00562 00565 00565	2222222	0000000	00610 00611 00612 00613 00614 00615 00616

Table 4-6. 9300 Computer, Extended Mode I/O Test Program (Sheet 11 of 20)

NO. INHIBIT ERRORS		NG - TRINI ERROR MESSAGE																STAR! READER		ALERI	LOAD 10SD BUFFER, 64		C=0	92	CHAN.	S. ER	40	YES						CHAN. ACTIVE STILL?	YES	NG • C=0	DZ	YES	SET UP ERROR MESSAGE			GO DO DISCONNECT ERROR [EST	OK NO.	ND ADDRE	CHECK DAT	TART REA	
4 J	70.4	=	×	: • • • • • • • • • • • • • • • • • • •	==13**0177777	0.1.4	D1SMSG+13, X	5-1	11	00	5-1	8-15	GOTOP			ECTION		STARTP			RIGSD		RCZI	ONI	RCAT	4	INDA	=-13**017777	4	ERMSG4+13.X	5-1	GOTOP		KCA I	INOB	RCZI	8+2	∀ ON I	=-3**017777	=ERMSG5	RCATC	NCZ	5	*	CHECK	STARTP	
1 8 B B B B B B B B B B B B B B B B B B	:	× α ×	18 S	STA	LDX	TYP	M I B	BRX	LDX	M.I.B	Z II E	BRX	BRU	PAGE		INPUT SECT		BRM	RO V	EXU	LCH		EXU	BRU	EXC	BPT	BRU	LDX	TYP	# I @	BRX	BRU	į	EXC	BRU	EXU	BRU	BRU	LDX	LDB	LDA	8.8.3 E. S.	LDA	L DB	BRM	BRM	
															*	*	*	2					INOB		RCATC								# ·	0 2 7									VONI			INI	
455	1 .	45A	459	460	461	462	463	464	465	466	467	468	469	470	47.1	472	473	474	475	476	477		478	479	480	481	482	483	0	485	486	487	4 6 6	4 8 9	490	491	O,	493	Ò	495	496	9			200	501	
0621 0		# // B 40	0625 0 0 13 0163	0626 0 0 76	0627 1 17 01	0630 0 02 0	0631 1 30 01	0632 1 57 00	0633 1 17 01	0634 0 30 00	0635 0 71 00	0636 1 57 00	0637 0 0 01 00					0640 0 0 03 011	0641 0 22 0 4000	0642 0 0 21 0124	0643 0 0 21 0121	0644 0 0 31 0121		0646 0 0 01 0065	0647 0 0 21 0123	0650 0 22 4 000	0651 0 0 01 006	0652 1 17 01676	0653 0 02 0 0	0654 1 30 0152	0655 1 57 00654	0656 0		065/ U U Z1 0123	0660 0 0 01 0064	0661 0 0 21 01	0662 0 0 01 0065	0663 0 0 01 0067	0664 1 17 01645	0665 9 0 14 0157	0666 0 0 16 0064	0667 0 0 03 0061	0670 0 0 16 0173	00671 0.0 14 01731	0672 0 0 03 0105	0673 0 0 03 0117	

Extended Mode I/O Test Program (Sheet 12 of 20)			LGAU IGSP BUFFER, 65		ā	NTERRICARD		YES	CHAN. ACTIVE	ES	NO. ERROR STOP PERMITTED	Ø	YES						0#3		YES, CHAN. INTER-RECORD		YES, ERROR STOP PERMITTED	6	YES, STOP TAPE							ST CARRE ERROR	OP TAPE	SF	SEI	T. GET BLUCK NO.	D ADDRES	ECK DATA INPUT	CORRECT	AR I			Q		SEI UP ERROR MESSAGE	
	. :	KALC	_	111	י ע ע	1108	· · · · · · · · · · · · · · · · · · ·	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	RCAT	INIA	4		=-15**0177777	104	ERMSG6+15,X	-	69169		RCZ	4 N	RC - I	N N N N N N N N N N N N N N N N N N N	4	1 N S	ഗ	\sim		ERMSG7+17, X	a	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 0) L	RDIS	SPF	₽×1	3120	FER+6	CHECK	:	STARIP			.			
9300 Computer,	₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩	ָר אַ טַרָּ	I.	40	STA	: X	BRU	BRU	EXU	BRU	BP1	BRC	ב ב ב	d. ↓	E I	BRX X	BRU	:	ا (۳ ۲ کا	3 E	EXO	BRU	BP T	BRU	EXU.	LDX	ΙΥΡ	00 : ₩ (1 Σ (1	× :	υ Σ	- - - - -	SGV	EXC	SKZ	ar ∪	LDA	L DB	BR A		£ :	> : D :	Э ; ы	LCH	:	ר ט'ר א מ	;
Table 4-6.	502	503	50.6	ינ ני	00 IL	500 507	•	503	510	511	512	513	514	නු වැඩ	516	517	ரு ர		520 INIA	521	522	523	524	3 25	526	527	528	52.5	530	100 4 055	C 2 1 - C 2 1	534	535	536	537	538	539	540	541 *	542	543	544	545	ì	546 747	1
	0 4000	0 0 21 0124	21 012	16 0167	0 76 0145	0 21 0123	0 01 0073	0 01 0073	0 21 0123	0 01 0071	22.4 0004	0 01 0073	17 01672	02 0 02	30 0154	57,00713	0 01 00		0 21 0123	0 01 0073	0 21 0123	0 01 0073	22 4 0004	0 01 00	0 21 0124	17 01702	0 02 0 02641	30 0157	5/ 00/2/	00 0	010	0 22 0 0040	0 21 0124	0 53 014	0 01 0075	0 16 0173	0 14 0144	0 03 0105		0 03 011	22 0 4003	0 21 0124	0 21 01	0 31 0121	1 1/ U1645 P 0 14 01734	
	00674	06/5	790	770	070	070	070	070	070	070	070	071	071	071	07.1	07.1	07.1		1 /0	07.1	072	072	072	072	072	072	00726	2/0	ر د د د د	2	7.7	00733	073	073	073	073	074	074		074	07.4	074	074	4 4 4	00/4/))

30
J C
13 of 20)
(Sheet
Program
Test
Ó
_
Mode
Extended
Computer,
9300
Table 4-6.

R(IOSP INPUT) BLOCK NO. 3 END ADDRESS EXPECTED GO CHECK DATA START TAPE	36 BP LAST 8	T CORRECT 8 CHA 4 4 5.5 5.5 5.5 5.5 5.5 5.5 5.5 5.5 5.5) A W Z	ERROR STOP PERMITTED NO FORMAI LAST EIGHT CHARACIERS FOR TYPE
SPF IN4 =033120352 =BUFFER+64 CHECK STARTP RALC	RIGRD RCAT \$-1 =-@**017777 =077 BUFFER+64.x	1N3A \$-2 =-8**0177777 =070 BUFFER+64.X =1 \$-2 =033120452 =311FFFR+56	CHECK 1 1 1 2 2 3 3 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	4 IN3B =-8**0177777
00 CLR 00 TLR 00 TLR 00 TLR 00 TLR 00 TLR	LCH BRX C LDXC KA SKA			BRU LDX
\mathbf{r}	7 4 6 6	ファファファフスの	0 8 8 8 8 8 8 8 8 8 8 8 9 9 9 9 9 9 9 9	
0763 0 40 37711 0764 0 0 76 0145 0765 0 0 01 0073 0766 0 0 16 0173 0770 0 0 03 0105 0771 0 0 03 0117	0773 0 0 21 0122 0774 0 0 31 0122 0775 0 0 21 0123 0776 0 0 01 0077 0777 1 17 01674 1000 0 0 16 0163	1002 0 0 01 0102 1003 1 57 01001 1004 1 17 01674 1005 0 0 16 0164 1006 0 1 76 0144 1007 0 0 05 0165 1010 1 57 01006 1011 0 0 16 017	1013 8 22 0 4000 1014 0 0 03 0105 1015 8 22 4 0040 1016 0 0 01 0020 1020 0 0 01 0035 1021 0 22 4 0010 1022 0 0 01 0035 1023 0 0 01 0035	01024 0 22 4 0004 01025 0 0 01 01034 01026 1 17 01674
	0763 0 40 37711 557 CLR 0764 0 0 76 01451 558 STA SPF 0765 0 0 01 00732 559 BRU IN4 560 * 0766 0 0 16 01735 561 IN3 LDA =033120352 0767 0 0 14 01731 562 BRM CHECK 0770 0 0 03 01055 563 BRM STARTP 0772 0 0 21 01243 565 EXU RALC	0763 0 40 37711 557 CLR 0764 0 0 76 01451 559 BRU IN4 0765 0 0 10 00702 559 BRU IN4 0765 0 0 16 01705 561 IN3 LDA =033120352 BLDCK ND. 3 0767 0 0 14 01701 562 LDB =BUFFER+64 GD CHECK DATA 0770 0 0 03 01075 563 BRH CHECK 0771 0 0 03 01177 564 BRH STARTP 0772 0 0 21 01243 565 EXU RALC 0773 0 0 21 01222 566 LCH RIGRD LOAD 10RD BUFFER.56 0774 0 0 31 01223 569 LCH RIGRD CHAN. ACTIVE 0775 0 0 21 01234 567 EXU RCAT YES. WAIT FUR STOP 0775 0 0 10 0100775 569 LDA =077 0777 1 17 01674 570 LDA =077 0777 1 17 01634 571 SKA BUFFER+64.X CHECK FOR 0.8 IN LAST B CHARACTER	0763 0 40 37711 557 CLR 0765 0 0 10 4021 559 874 1N4 0765 0 0 10 40722 559 874 1N4 0770 0 0 14 01731 562 BR	0764 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Table 4-6. 9300 Computer, Extended Mode I/O Test Program (Sheet 15 of 20)

EXIT IF ALL CORRECT	ERROR STOP PERMITTED?	6. EXIT	S	FORMAT EXPECTED					ISRE EX	MAI RECEIV	•								THE NAME OF THE PROPERTY OF TH								ERRAR STOP PERMITTENS		YES, DISCONNECT READER CHANNEL			BUTPUT PARITY ERROR MESSAGE					RETURN TO CHECK NUMBERS			FRRBR STRP PERMITTED		YES	EXPAND ACTUAL TO ACT		J 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	
CHECK	4	CHECK	11	n	-	=0707	9	=012000052	ERMSG0+9	BUFFER+64,X	М	BUFFER+64.X		=0707	9	=012000052	G0000	3 * * 0 1	DIS	0.1.40	RMSG0+13		ė)	RROR SUBROUTINE		4	CHECK	RDIS	0.1.4	=-9**0177777	ERMSGP+9.X	8-1	0	0	5-1	CHECKS		ESS ERROR SUBROUTINE	4	CHECK2		SKOCT.	GTPNM2	OIPNM2+1	
# 88 87 87		$\boldsymbol{\alpha}$	STA	LSH	MRG 1	ж Н	ГSн	MRG	STA	LDA	RS.	LDA	LSH	ETR	LSH	A S	STA	LDX	UX.	4 Y T	Δ. Σ		980		* PARITY ER)	PARERR BPT	BRR	EXU	TYP	LDX	W I I I	BRX	T0P	CAT	BRU	BRU	*	* PIN ADDRE	PINERR BPT	æ	LDA	BRM	STA	STB	
643 644	4	646	4	648	6 4	650	651	652	653	654	655	656	657	658	629	660	661	662	663	664	665	999	667	668	699	670	671	672	673	674	675	676	677	678	629	680	681	682	683		686	687	683	689	069	
01111 0 0 41 01055	112 0 22 4 0004	1113 0 0	1114 0 0 76 0144	1115 9 60 04 003	1116 0 0 13 014	1117 0 0 11 0171	1120 0 60 04 005	1121 0 0 13 0171	1122 0 0 76 016	1123 8 1 16 0144	1124 0 50 00 00	1125 0 1 16 014	1126 9 60 04 00	1127 0 0 11 017	1130 0 60 04 005	1131 0 0 13 0171	132 0 0 76 016	133 1 17 01676	134 0 0 21 0124	135 0 02 0 02	136 1 30 01635	137 1 57 0113	140 0 0 01 00				1141 0 22 4 000	1142 0 0 41 0105	01143 6 0 21 01241	1144 0 02 0 0264	1145 1 17 0171	1146 1 30 0162	1147 1 57 0114	1150 0 02 1400	1151 0 20 1400	1152 0 0 01 01	1153 0 0 01 0113			1154 0 22 4 000	1155 0 0 01 0113	1156 0 0 16 0144	01157 0 0 03 00537	1160 0 0 76 0063	1161 0 0 74 0065	

Extended Mode I/O Lest Program (Sheet 16 of 20)	EXPAND EXPECTED TO BCD		SAVE		DISCONNEC! READER			BUTPUT GENERAL MESSAGE		BUTPUT BLOCK NO.			G9 BUTPUT RECEIVED AND EXPECTED							CLEAR BUFFER		SIARI TAPE	 																						
	11+1	る大のの十	BIPNMI	0 I P N M I + I	RDIS	0.1.4	=-15**0177777		5-1	ERMSG0+4	ERMSG0+5	ERMSG0+6	9 TP I N2		READER SUBRBUTINE			=-64**0177777		BUFFER+64 X	8-1	RPT	STARTP			COMMANDS		IMAGE, 64	1 C 4 2	INAGEROA		BUFFER.64		BUFFERSOS		•	BUFFER+32,33		BUFFER, 56			INSTRUCTIONS.			9
4-6. 9300 Computer,	LDA	æ æ	STA	STB	EXU	TYP	LDX	8 I E	BRX	E E	#18	M 1 B	BRU		START TAPE		TARTP	LDX	CLR	STA	BRX	EXU	BRR	PAGE		I/0 CHANNEL		ISSP ISSP	6261 6361	CO I		IGSD IGSD		1651 1651	U. 0.00 FT	•	IBRP 18RP		IORD IORD			I/O CHANNEL		CAT CAT	7
able 4-6.	σ.	692	693	694	695	696	269	698	669	700	701	702	703	704 *	705 *	¥ 902	S	. 708	507	710	711	712	713	714	715 *	716 *		718 P	٥		720 *	721 R	(7.52 K	707 B	:)	724 R		725 R	. 1	726 *	728 *	*	n_ o	L
	0 16 0144	0 03 00	0 76 0057	ŋ 74 0063	0 21 0124	02 0 0264	17 0167	30 0057	1 57 01171	30 0162	30 0162	30,0162	0 01 00			. ,	0 0 00 00000	01	40 3771	1 76 01	57 0120	0 21 01	0 41 0117				,	2 146 0	00 012 2 143	01244		2 142 0	00 01344	0002 146 0 30	2 146 0	40 01344	2 144 0	41 01404	140 0	70 013				0 20 14000	20 15U
	116	11.6	116	116	116	116	117	117	01172	117	117	117	117				117	01200	120	120	120	120	120					120	101	01211		121	121	121	121	121	122	122	01222	122				01224	771

$\overline{}$	
\sim	
. 1	
_	
<u> </u>	
_	
_	
+	
Ð	
O	
ء	
Ā.	
ٺ	
_	
Ε	
5	
2	
Ē	
ŏʻ.	
\simeq	
∩_	
_	
+-	
S	
Ф	
_	
_	
\cap	
\sim	
\sim	
m	
~	
ŏ	
Ō	
5	
<	
~	
Ď	
eq	
qeq	
nded	
ended	
tended	
xtended	
Extended	
Extended	
, Extended	
r, Extended	
er, Extended	
ter, Extended	
uter, Extended	
puter, Extended	
nputer, Extended	
mputer, Extended	
omputer, Extended	
Computer, Extended	
Computer, Extended	
O Computer, Extended	
30 Computer, Extended	
300 Computer, Extended	
300 Computer, Extended	
9300 Computer, Extended	
9300 Computer, Extended Mode I/O Test Program (Sheet 17 of 20)	
Table 4-6. 9300 Computer, Extended	

																		OF PRINCE THOUSE	174 KULLON					AND FLAGS			INPUT FLAG	PUNCH REPEAT FLAG			MESSAGES.		THE CONTROL BELONG OF CONTROL OF												
0	0.1.1	0.1.1	0	С	0		c	⊃ (D (0 (0		1 • 1 • 0	0	0	0			₹ 1 1 1 1 1	49	7 4	*		STORAGE		13	-	-			STATUS		7.6.6.0												
CET	PPI	PTL	DSC	ASC	ALC		÷ «	- H	~ L	ב ה ה	-	0	- (က (ASC	_		MI THOTH		CZ.	٠ ١ ١	5 T		MPBRARY		RES	RES	RES	PAGE		ERROR AND	נים	ם מ												
PCE1	1 d d	PTL		PASC	⋖	* 1	(4 C	، د	11 F	_	+ 0	- 1	1 0		RALC	* 1	ē	00	I M A GE	L	_	x #	* 1E	*	11	Φ.	9 17		*	* ER		2												
732	(M)	3	m	3	(~)	m •	4	٧ ٠	4,	4.	4	4 .	4	4	4.	4	ro n	n u	n L	വെ	u	n u	ດທ	ຸທ	ß	9	9	9	9	Ø	9)												
0 20 11000	02 0 02	0 02 0 00044	02 0000	02 1200	05 5000			20 1400	20 1200	0 20 11000	20 1043	. 0	ח כח ח	02 0000	0 02 12000	02 5000																201100	7000	12255151		551455	10/04/	431022	343436	363252	707777	107100	100010	224645	145271
01226	22	01230	23	23	23		7	123	123	01236	123		1 24	124	01242	124				124	V V P I O	7				144	01461	146				146		01465	•	140	9 1	14/	7 4 7	14/	1 4 4	14/		147	147

Table 4-6. 9300 Computer, Extended Mode I/O Test Program (Sheet 18 of 20)

19 of 20)
(Sheet
) Test Program (Shee
0/1
Mode
Extended /
Computer, E
9300
Table 4-6.

) ; ; ;	
	BEGIN
)	END
•	786

000020 000007 060604 060605 060605 000007 01777	017777 773767 027777 777777 000200 017776 000000 000000 004000	10000000000000000000000000000000000000	00177763 00100000 0017763 33120152 33120152 00001444 00177757 3312052 33120452 90001434 00001434 000017755
1 6 4 4 9 1 6 4 4 9 1 6 4 4 9 1 6 4 4 9 1 6 4 9 9 1 6 4 9 9 1 6 4 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		016/4 01675 01675 01677 01700 01701 01702 01703 01704 01706 01707 01710 01711

SECTION V TROUBLESHOOTING

5.1 GENERAL

- 5.2 This section contains information useful when troubleshooting the Model 932XX series TMCCs.
- 5.3 Troubleshooting information contained herein is based on the test programs given in Section 4 of this manual. When an error is indicated during performance of the tests given in Section 4, reference should first be made to the Programming Flow Charts illustrated in figure 5-1 and then to the applicable referenced data.

5.4 TEST PROGRAM FLOW CHART

5.5 Figure 5-1 illustrates the programming flow data for the extended mode test programs given in Section 4. An example of the usage of the flow charts is given in the following paragraphs.

5.6 FLOW CHART EXAMPLE

- 5.7 In presenting the example of usage of the flow charts, the following points will be assumed:
- a. Paper tape reader connected to one of the interlaced channels.
 - b. Breakpoint 1 switch reset.
 - Breakpoint 2 switch reset.
 - d. Breakpoint 3 switch set.
 - e. Breakpoint 4 switch reset.
 - f. An error exists in block 4.
- 5.8 At the initialization of the test, the channel number has been inserted on the typewriter, the unit number being used, and the character "R" for the paper tape reader. The program begins at the top of sheet 1 of figure 5-1. The program initializes restart location, disconnects all channels, addresses the keyboard and reads the character typed. As the character typed is an "R", the flow proceeds to the right from CHAR: R to = R and is picked up again on sheet 2. The program then builds channel and unit mask words, and builds: RPT, RCAT, RCET, RCZT, RCIT, RALC, and RDIS (Read Paper Tape, Channel Active Test, Channel Error Test, Channel Zero Count Test, Channel Inter-Record Test, Alert Channel, and Disconnect Channel, respectively). The EOM/EOD commands are then constructed and the keyboard addressed to determine if the letter "S" has

- been inserted to start the test. The program returns to sheet 1, KYBD, where the keyboard is addressed, the character "S" is read and Breakpoint Switch 3 is interrogated. As Breakpoint Switch 3 is set (paragraph 5.7d) the line S is followed to IN.
- 5.9 The program proceeds to sheet 8 (circle labeled IN), the tape is started, IOSD 64 is loaded (block 1), a check is made to determine if the count reaches zero and the channel is inactive. As the count has reached zero and the channel is not active, the program then proceeds to check the data as given on sheet 12. The subroutine is then performed to check End Address, Parity, and Input Data. The block number is then saved, no error exists, the channel address is stored and checked against the expected and the input data is compared. As the input data does compare, the program exits from the subroutine and is picked back up again on sheet 8 and proceeds to IN 1.
- 5. 10 IN 1 continues on sheet 9, the tape is started again and IOSP 65 is loaded (block 2). The program checks that the word count does not reach zero and the inter-record test occurs (CIT). It then proceeds from CIT? to IN 2.
- 5.11 The program then checks to determine if an error exists (sheet 10) and stops the tape before the data is checked. While the tape is stopped, the data check subroutine is performed (sheet 12). After comparison of the data, block no. 2 is entered and the program exists from the subroutine and proceeds (sheet 10) to start the tape (sheet 13) and then loads IOSP 32 (block 3).
- 5.12 Subsequent to loading IOSP, the subroutine Wait For Count Zero (sheet 6) is again performed. When the count equals zero, the program exits from the subroutine and returns to the main program (sheet 10). As no error existed and the channel is not active, the tape is started again (sheet 13) and IORP 33 is loaded, SPF is reset, and the inter-record indicator (CIT, sheet 9) is turned on at the end of the record. The count should not reach zero and the channel should remain active. As no error exists (sheet 10), the tape is stopped and SPF is interrogated. SPF has been reset and the program then continues to IN 3 (sheet 11). The data is then checked (sheet 12) and as it does compare, the program exits from the subroutine, block no. 3 is entered, and the tape is started again (sheet 11). The program then loads IORD 56 (block 4), waits for the channel to be inactive and checks to determine if the channel ignored the last eight characters. As the last eight words were not ignored (paragraph 5.7f), an error exists and the program




Figure 5-1. Test Program Flow Chart (Sheet 1 of 13)




Figure 5-1. Test Program Flow Chart (Sheet 2 of 13)




Figure 5-1. Test Program Flow Chart (Sheet 3 of 13)




Figure 5-1. Test Program Flow Chart (Sheet 4 of 13)




Figure 5-1. Test Program Flow Chart (Sheet 5 of 13)




Figure 5-1. Test Program Flow Chart (Sheet 6 of 13)




Figure 5-1. Test Program Flow Chart (Sheet 7 of 13)




Figure 5-1. Test Program Flow Chart (Sheet 8 of 13)




Figure 5-1. Test Program Flow Chart (Sheet 9 of 13)




Figure 5-1. Test Program Flow Chart (Sheet 10 of 13)




Figure 5-1. Test Program Flow Chart (Sheet 11 of 13)




Figure 5-1. Test Program Flow Chart (Sheet 12 of 13)




Figure 5-1. Test Program Flow Chart (Sheet 13 of 13)

interrogates Breakpoint Switch 4. Breakpoint Switch 4 is reset (paragraph 5.7e), therefore, the program types out: IORD on Input did not ignore last two words. Reference should then be made to table 5-8 for information concerning IORD on Input.

5. 13 TROUBLESHOOTING INFORMATION

- 5.14 The error printout during the test program is determined by the type of device used with the program. If the device is an output device, the following type of error codes may be printed out:
 - a. Typewriter -- Error during IOSD output
 - b. Paper Tape -- Error during IORD/IOSD output
 - c. Cards -- Error during IOSD/IORD output
 - d. Printer -- Error during IOSD/IORD output
- e. Magnetic Tape -- Error during IORD/IORP output.
- 5. 15 If the device is an input device, the following types types of error codes may be printed out:
 - a. Typewriter -- Error during IOSD input
- b. Paper Tape -- Error during IORD/IOSD/IORP input
 - c. Cards -- Error during IORD/IOSD input
- d. Magnetic Tape -- Error during IORD/IORP input.

5. 16 TROUBLESHOOTING

- 5.17 If a failure occurs during performance of the test program and an error message is printed out, determination must be made whether the malfunction is in the central processor unit (CPU), in the input/output device, or in the TMCC. Normally, this can be determined by performing a portion of the applicable test routine for the input/output device and checking for proper operation.
- 5. 18 If the determination is made that the malfunction is in the TMCC, reference should then be made to the applicable table (tables 5-1 thru 5-10) for that function. The table describes the function and references the paragraphs in the Theory of Operation section (Section 3) where a detailed description of that function is described.
- 5. 19 The logic equations pertaining to the particular function can be determined from the description in the theory of operations. A comparison of the logic equations and terms will indicate the particular terms peculiar to the function which has failed. Reference to the logic layout drawings (listed in Section 1) will indicate the module in which the term is used, the physical location of the module, and the terminal connections where the term can then be found.
- 5.20 Normal troubleshooting procedures can be performed to pinpoint the malfunction to a particular component or terminal.
- 5.21 Physical location of components and schematics of each module can be found in Section 6.

Table 5-1. IOSP Output Function, W (A) Channel

Iwg	Iwh	Iwi	Output Function	Sec. 3, Par. Ref.
1	1	1	1. Ilw at Iwf if Iwk When the channel counts C down to zero (Iwf), the channel generates a zero word count interrupt (Ilw), if armed (Iwk), indicating the program should reload the interlace portion of the channel to continue writing in the same record. Failure to reload the interlace before the buffer transmits all of the characters in its registers and before the peripheral device requests the next character from the buffer sets the channel error indicator.	3. 152 thru 3. 157

Table 5–2. IORP Output Function, W (A) Channel

Iwg	Iwh	Iwi	Output Function	Sec. 3, Par. Ref.
1	1	0	1. IIw at Iwf if Iwk 2. At Iwf, reset W0 3. I2w at Mtgw or Whs W11 if Iwi 4. At Whs W11, disconnect When the channel interlace counts C down to zero (Iwf), the channel generates a zero word count interrupt (IIw), if armed (Iwk), notifying the channel buffer that it has received the last word that is to be output. At zero word count (Iwf), the Halt Interlock flip-flop, W0, is reset to inhibit additional time-share requests. When the device receives the last word from the buffer, it sends an End-of-Record response (Whs W11) back to the buffer. If armed, (Iwi), the buffer generates an End-of-Record Interrupt (I2w) and sets the inter-record indicator. If the device is magnetic tape, an End-of-Record response (tape gap signal, Mtgw,) signal is sent to the buffer but the tape	3. 144 thru 3. 151
			continues to move. If the program does not execute an EOM to write a new tape before the tape gap signal drops, the channel disconnects (Whs W11) and the tape stops.	

Table 5-3. IOSD Output Function, W (A) Channel

Iwg	Iwh	Iwi	Output Function	Sec. 3, Par. Ref.
1	0	1	1. Ilw at Iwf if Iwk 2. At Iwf, reset W0 3. Disconnect at Iwf W11 or Whs 4. I2w at disconnect, if Iwj When the channel interlace counts C down to zero (Iwf), the channel generates a zero word count interrupt (I1w), if armed (Iwk), indicating the last character has been transmitted. At zero word count (Iwf), the Halt Interlock flip-flop (W0) is reset inhibiting additional timeshare requests. For devices other than magnetic tape (W11), the Halt Detector flip-flop (Wh) is set on reaching zero word count (Iwf) when the last character has been clocked from the buffer. The Halt Detector also sets on occurrence of a Halt Signal (Whs). Setting of the Halt Detector initiates a buffer disconnect sequence. The Signal Complete flip-flop (Wcs) is set and if the End-of-Record Interrupt Enable (Iwj) has been previously armed, an End-of-Record Interrupt (I2w) is generated.	3. 140 thru 3. 143

Table 5-4. IORD Output Function, W (A) Channel

Iwg	Iwh	Iwi	Output Function	Sec. 3, Par. Ref.
1	0	0	1. Ilw at Iwf if Iwk 2. At Iwf, reset W0	3. 134 thru 3. 139
		:	3. Disconnect at Whs	
	-		4. I2w at disconnect, if Iwj	
			When the channel counts C down to zero (Iwf), the channel generates a zero word count interrupt (Ilw), if armed (Iwk), indicating that the last characters have been transmitted. At zero word count (Iwf), the Halt Interlock flip-flop (W0) is reset inhibiting additional time-share requests. If Halt Signal (Whs) is received, the Halt Detector (Wh) is set and a disconnect occurs. The Signal Complete flip-flop (Wsc) is set and, if armed (Iwi), an End-of-Record Interrupt (I2w) is generated.	

Table 5–5. IOSP Input Function, W (A) Channel

Iwe	Iwh	Iwi	Input Function	Sec. 3, Par. Ref.
1 Iwg	Iwh	Iwi	1. IIw at Iwf if Iwk 2. At Mtgw or Whs W11, flush and store last character(s) if Iwf 3. I2w at Mtgw or Whs W11 if Iwj 4. Disconnect at Whs W11 When the channel counts C down to zero (Iwf), the channel generates a zero word count interrupt (IIw), if armed (Iwk), indicating the program should reload the interlace portion of the channel to continue reading the record. If the End-of-Record (Mtg or Whs W11) occurs before zero word count (Iwf), the buffer is flushed and the completed word is stored in memory. If the End-of-Record Interrupt Enable (Iwj) has been armed, an End-of-Record interrupt (I2w) is generated when a tape gap (Mtgw) or halt signal (Whs) is detected from the device. For magnetic tape operation (W11), a new EOM may be given within one millisecond from the occurrence of I2w to permit the tape system	Sec. 3, Par. Ref. 3. 176 thru 3. 179
			one millisecond from the occurrence of I2w to permit the tape system to proceed to a new record. Failure to give an EOM results in the tape stopping and the buffer disconnecting.	

SDS 900685C

Table 5-6. IORP Input Function, W (A) Channel

Iwg	Iwh	Iwi	Input Function	Sec. 3, Par. Ref.
1	1	0	Ilw at Iwf if Iwk Inhibit rate errors if Iwf	3. 168 thru 3. 175
			 3. At Mtgw or Whs W11, flush and store last character(s) if Iwf 4. I2w at Mtgw or Whs W11 if Iwj 5. Disconnect at Whs W11 	
			When the channel counts C down to zero (Iwf), the channel generates a zero word count interrupt (I1w), if armed (Iwk), indicating the program should reload the interlace portion of the channel to continue reading the record. Additional characters entering the channel after zero word count are precessed into the W register. Parity and rate errors cannot occur after zero word count because of Iwf. Detection of magnetic tape gap (Mtgw) or a halt signal (Whs) sets the End-of-Record detector. If the End-of-Record detector is set before zero word count has occurred (Iwf), the buffer is flushed and the completed word is stored in memory. If the End-of-Record Interrupt Enable (Iwj) has been armed, an End-of-Record interrupt (I2w) occurs. Failure to reload the interlace within one millisecond of I2w results in the tape stopping and the buffer disconnecting.	

Table 5-7. IOSD Input Function, W (A) Channel

Iwg	Iwh	Iwi	Input Function	Sec. 3, Par. Ref.
1	0	1	 Ilw at Iwf if Iwk At Whs, flush and store last character(s) if Iwf Disconnect at Iwf W11 or Whs I2w at disconnect if Iwj When the channel counts C down to zero (Iwf), the channel generates a zero word count interrupt (Ilw), if armed (Iwk). Should an End-of-Record (Whs) occur before zero word count (Iwf) is established, any characters remaining in the W register are flushed and stored. The Halt Detector is now permitted to set by Iwf W11 or Whs W11 and the channel is disconnected. If the End-of-Record Interrupt Enable (Iwj) has been armed, an End-of-Record interrupt (I2w) occurs. 	3. 164 thru 3. 167

Table 5–8. IORD Input Function, W (A) Channel

Iwg	Iwh	Iwi	Input Function	Sec. 3, Par. Ref.
1	0	0 0	 Ilw at Iwf if Iwk Inhibit rate errors if Iwf At Mtgw or Whs W11, flush and store last character(s) if Iwf Disconnect at Whs I2w at disconnect if Iwj 	3. 158 thru 3. 163
			When the channel counts C down to zero (Iwf), the channel generates a zero word count interrupt (IIw), if armed (Iwk). Parity and rate errors (We) are inhibited by Iwf after zero word count is established. Should an End-of-Record (Mtgw or Whs W11) occur before zero word count is established (Iwf), the End-of-Record detector is set and any characters remaining in the W register are flushed and stored. The Halt Detector (Wh) is permitted to set by Whs, the buffer is cleared and the channel disconnected. If the End-of-Record Interrupt Enable (Iwj) has been armed, an End-of-Record interrupt (2w) occurs.	

Table 5-9. Output Functions, Y Channel

Iyg	Iyh	Iyi	Output Function	Sec. 3, Par. Ref.
. 1	1	1	IOSP	3. 152
			1. Ily at Iyf if Iyk	thru 3. 157
1	1	0	IORP	3.144
			1. Ily at Iyf if Iyk	thru 3. 151
			2. At Iyf, reset Y0	0.151
			3. I2y at Mtgy or Yhs Y11 if Iyj	
			4. At Yhs Y11, disconnect	
1	0	1	IOSD	3. 140
			1. Ily at Iyf if Iyk	thru 3. 143
			2. At lyf, reset Y0	3.140
			3. Disconnect at Iyf Y11 or Yhs	
	-		4. I2y at disconnect, if Iyj	
1	0	0	IORD	3. 134
			1. Ily at Iyf if Iyk	thru 3. 139
			2. At lyf, reset Y0	3, 137
			3. Disconnect at Yhs	
			4. I2y at disconnect, if Iyj	
			The output functions for the Y channel are identical to those of the W channel given in tables 5–1, 5–2, 5–3, and 5–4. The only difference is the substitution of the letter "y" for "w" in the logic terms.	

SDS 900685C

Table 5-10. Input Functions, Y Channel

lyg	Iyh	Iyi	Input Functions	Sec. 3, Par. Ref.
1	1	1	IOSP 1. Ily at Iyf if Iyk	3. 176 thru 3. 179
			2. At Mtgy or Yhs Y11, flush and store last character(s) if Iyf	
			3. I2y at Mtgy or Yhs Y11 if Iyj	
			4. Disconnect at Yhs Y11	
1	1	0	IORP	3. 168
			1. Ily at Iyf if Iyk	thru 3. 175
			2. Inhibit rate errors if lyf	
		,	3. At Mtgy or Yhs Y11, flush and store last character(s) if Iyf	
			4. I2y at Mtgy or Yhs Y11 if Iyj	
			5. Disconnect at Yhs Y11	
1	0	1	IOSD	3. 164 thru
			1. Ily at Iyf if Iyk	3. 167
	:		2. At Yhs, flush and store last character(s) if Iyf	
			3. Disconnect at Lyf Y11 or Yhs	
			4. I2y at disconnect if Iyj	
1	0	0	IORD	3. 158 thru
			1. Ily at Iyf if Iyk	3. 163
			2. Inhibit rate errors if Iyf	·
			3. At Mtgy or Yhs Y11, flush and store last character(s) if Iyf	
			4. Disconnect at Yhs	
			5. I2y at disconnect if Iyj	
	1	1	The input functions for the Y channel are identical to those of the W channel given in tables 5–5, 5–6, 5–7, and 5–8. The only difference is the substitution of the letter "y" for "w" in the logic terms.	

SECTION VI DRAWINGS


6.1 GENERAL


6.2 This section contains drawings useful when trouble-shooting and maintaining the TMCC.

6.3 SCOPE OF SECTION

6.4 Included in this section are assembly drawings, schematic diagrams, and material lists for each module.


- 6.5 The type and quantity of each module are listed in Section 1, table 1-4. Physical location of each module is illustrated in Section 4, figure 4-4.
- 6.6 Also included in this section is the Semiconductor Cross Reference which provides a cross-reference between Scientific Data Systems semiconductor numbers, commercial Electronic Industries Association (EIA) numbers, specification numbers, and replacements for obsolete semiconductors.







Receiver Inverter AB52 103657C


١.			TITLE SIDE		DAVA 6~60		ML		we.	FC.	ns v
\vdash	7					•	L	<u> </u>	103		Α
			P. W. RECEIVER INVERTE	A MODE A		_				0	
	22	ITEM 1	DVG. TITLE	DVG.NO.	NO. REQ	REI	<u>ures</u>		CET,	988	19.
	SI.	1	Board, Printed Wiring	103656	1						
'	٦,	2_	Handle, Circuit Card	100016	1						أويدا أراجانيا
Ц,	4	_3	Eyelet, Tubular	103896-016	2						
╛	Ļ	4	Strip, Marker	100197	1						
2	4		Contact, Conn Upper	100097	23					-	
	L	6	Contact, Conn Lower	100098	24						
	L	7	Transistor (SDS 216)	103242	26	Q1,2					
	L		Diode (SDS 103)	100091	39	CRI	2,3	بيدين			
	L	9									
	L	10	Capacitor, Mylar	100308-103	3	C2.3	. 4				
	L	11	Capacitor, Tantalum	100312-156	_1	CL					البسيدان
	L		Resistor, ½ watt	100111-680	13	R14	-			·	
	L	13	Resistor, ½ watt	100111-151	9	RL	hru R	9			المورسيون
	L		Resistor, ½ watt	100111-221	13	R10					
	L	Y		100111-122	13	RII					
	F			100111-272	13	R12					المجرية المجارة المجارة
	-			100042-024	12 in						
	-	18	Tubing, Teflon	100274-022	12 in		_,				
	-										
	-										
	-	-	*								
	-		·····								
	┝			· · · · · · · · · · · · · · · · · · ·					 -		
	┝	-									
	\vdash										
	┝			•							
	一										—
	一										
	一										
	r										
											\dashv
											
Ì											
										هري بروستان	







E		MATE	TIAL LIST					8	WG.	NO.	REY
	Y		TITLE SDS	9012871710 8	940 9404 2	9	ML	1	0372	6	A
		RECE	, P. W. LIVER INVERTER BUFFER	_ 100 0	ATE	12/14				22_	
Z	97	ITEM	DAG. SITLE	DAC' NO'	MO.REQ	REJ	LARKS	OR	CKT	DES	16,
	1037	1	Board, Printed Wiring	103725	1					-	
DAG.	10	2	Handle, Circuit Card	100016							
		3	Eyelet, Tubular	103896-016	2						
-	L	4	Strip, Marker	100197	1						
2	≥	5	Contact, Conn Upper	100097	23						
		6	Contact, Conn Lower	100098	24						
		7	Transistor, (SDS 216)	103242	32	Ql	thru (24			
		8	Diode (SDS 103)	100091	32	CR	l thru	CR4	<u> </u>		
		9					·				
		10	Capacitor, Mylar	100308-103	3	C2	, 3, 4				
		11	Capacitor, Tantalum	100312-156	1	Cl					
		12	Resistor, 1 watt	100111-680	8	R9					
		13	Resistor, 1 watt	100111-151	1	RE	3				
		14	Resistor, ½ watt	100111-221	8	R5					
		15	Resistor, ½ watt	100111-122	8	R4					
,		16	Resistor, ½ watt	100111-302	8	R2					
٠		17	Resistor, ½ watt	100111-562	16	Rl	, 3				
		18	Wire, Solid Bare	100042-024	8 1/2 IN.						
	ı	19	Tubing, Teflon	100274-022	8 1/2 IN.						
					ļ				or and a second		
	Į										
	Į										
	١			· · · · · · · · · · · · · · · · · · ·							
	- 1										
	ļ										
	ŀ										
	}										
	1										
	-				 					·-	
	-					 					
,	}										
	ŀ										
	f										
	I										
	5	DS-E	.106		·						····







	MATE	RIAL LIST	3 001227518	3A40 AKA9A	- M	BA6	. 90.	DSV
	DAG.				1	1048		E
	ASSY.	P. V. CABLE DRIVER #8	#00 / A	B55 6	ASE 1/2		881 2 3 G. P	A 100 M
ءُ ا	ITEM	DVG. TITLE	DAG'NO.	HO. REQ	REMARK	s en cri	088	9
	1 2	Board, Printed Wiring	104839	1				
10484	2	Handle, Circuit Card	100016	1				
	3	Evelet, Tubular	103896-016	2				-
	4	Strip, Marker	100197					
	5	Contact, Conn Upper	100097	2.3				الله الرسمان
	6	Contact, Conn Lower	100098	24				<u> </u>
	7	Transistor, SDS 216	103242	12	Q1,2			
	8	Transistor, SDS 217	104389	12	Ω3,4			
	9	Diode SDS 103	100091	4.2	CR1,	CR3 thru	CR8	الميجسوة
	10	Diode SDS 101	100025	12	VRI.	ward will be compressed in the control		
	11	Capacitor, Silver Mica	100107-221	12	CL2	one and the second second second	وروده باسبول	
	12	Capacitor, Mylar	100308-103	3	C4.5.	6		أببديده
	13_	Capacitor, Tantalum	100312-156		C7	Bonnia anno como districto	ينسند مد جين	
	14	Recistor, ½ watt	100111-470	6				
*	15	Resistor, ½ watt	100111-151	6	R11,1	2,13,14,	15,16	-
	16	Resistor, ½ watt	100111-122	24	R3.4.	7.8		
	17	Resistor, 1 watt	100111-302		R2		ب د سینیدین	`
	18	Resistor, $\frac{1}{2}$ watt	100111-332		Rl		والتبارز والتحاريون	
	19	Resistor, $\frac{1}{2}$ watt	100111-822	12	R5.9	and the second second second	فالمتعادد المتعادد	
	20	Resistor, $\frac{1}{2}$ watt	100111-153	6	R6			
	21	Wire, Solid Bare	100042-024	15 in.				
	22	Tubing, Teflon	100274-022	15 in.				
		4.3						
				ļ				
						·		
				<u> </u>	and the second second second second	W. Development of the second second		-
					-	w *** · ·		
				↓				- المستويد
				 				
	ļ			 				
				 				- V
				├ ───				
						· · · · · · · · · · · · · · · · · · ·		
	}			 	· 	·		
		-106	<u> </u>					






Q	1	TITLE SDS	0018871710 8		ML	DVG. EO.	asv
+	1	, P. W. CABLE DRIVER	MOOD B A			106317 BMEET 2 @7	$\frac{D}{2}$
<u> </u>	ITEM	DAG* 4141*	DAC' HO'	NO. REQ		ea cet, desi	MARKET.
Z 2		Board, Printed Wiring	106316	1		acons.	
		Handle, Circuit Card	100016	1		* 477.4	7. miles (1. mil
9		Eyelet, Tubular	103896-016	2			100 m
	7	Strip, Marker	100197	1	_		مسخب بيوالديد
2		Contact, Conn Upper	100097	23			
	R	Contact. Conn Lower	100098	24			
		Transistor, SDS 216	103242	7	Ql		
		Transistor, SDS 201	100092	7	Q2		
	9	Transistor, SDS 209	100697	14	Q3, 4	and the second s	
	10	Diode SDS 103	100091	4,2	CR1, 2, 3	5,6,7	
	11_	Diode, SDS 101	100025	7	VR1		***
	12	Resistor, ½ watt	100111-330	7	R8/		raje ive.
	- 13		100111-331	14	R9,R1	and the second s	terms
	14		100111-392	14	R4.5		······································
	15		100111-562	7	R2	·	
	16		100111-822	7	R3		
	17		and the second s				
į	Y	Resistor, 5 watt	100111-392	7	R6		
	19	Capacitor, Mylar	100308-103	7	C2, 3, 4,	5,1,5-3,5-5,5-	7
İ		Capacitor, Tantalum	100312-156				···
ł	21_	Wire. Solid Bare	100042-024	32 in 32 in			
ł	Y	Tubing, Teflon	100274-022 100111-223		R10.12		
		Resistor. $\frac{1}{3}$ watt Resistor, $\frac{1}{2}$ watt	100111-223	7	R11		
1		Resistor, ½ watt	100111-373	14	R6. 7		
1		To be to be	100111				
[
	-				-		
	· · · · · · · · · · · · · · · · · · ·						-
}							
}						-	
) }							
ŀ				 +			
r							
							•
Š	DS-E-	106					






MEV.		Æ	MATERI	AL LIS	ST.	NAI	DRAWING NO.	REV.
-	4		IFIC DATA SYSTEMS ASSY, P. W.			IVIL	107234	A
2		DRAW TITL		- MODEL NO	AK54	DATE6	/12 SHEET 2 OF	2
2	34 4	ITEM NO.	DRAWING TITLE	DWG. NO.	NO. REQ.	REMARK:	S ON CKT. DES	G.
֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	77.01	1	Board, Printed Wiring	107233	1			
<u>5</u>	ĭ	2	Handle, Circuit Card	100016	. 1			
_]	3	Eyelet, Tubular	103896-016	2		·	
\geq		4	Strip, Marker	100197	1			
		5	Contact, Conn. Upper	100097	23			
		6	Contact, Conn. Lower	100098	24	·		
		7	Transistor (SDS 216)	103242	24	Q1, 3	, 4, 5, 6, 7	
		8	Transistor (SDS 219)	106378	4	Q2		
	ļ	9	Diode (SDS 101)	100025	8	VR1, 2	2	
		10	Diode (SDS 103)	100091	36	CR1 t	hru CR9	
		11	Diode (SDS 106)	100323	1	VR3		
		12	Resistor, 1/2 Watt	100111-392	28	R1,2,	3, 4, 6, 8, 9	
		13	Resistor, 1/2 Watt	100111-153	12	R5,10), 11	
		14						
		15	Resistor, 1/2 Watt	100111-821	8	R13,1	4	
	ļ	16	Resistor, 1/2 Watt	100111-102	4	R7		
	-	17	Resistor, 1/2 Watt	100111-222	1	R12		
	-	18	Capacitor, Tantalum	100312-156	1	Cl		
	-	19	Capacitor, Mylar	100308-103	4	C2, 3,	4,5	
	-	20	Wire Solid Bare	100042-02	9 i	ı		
	-	21	Tubing, Teflon	100274-02	9 i	1		
	-							
	\downarrow						-	
	-					-		
	-					· · · · · · · · · · · · · · · · · · ·		
	-							
	-					·		
	-					 		
	-					 		
	-		· · · · · · · · · · · · · · · · · · ·	·		A		
	-							



)

!


and the first




	Ž	8	SCIENT	PIC DATA GYSTEMS	RIAL LIS	ST =	ML 11174
	o Z	_	DRAW	NG Assy, PW Shift Register	Medel Mg	DB50-	
	E	47	ITEM NO.	DRAWING TITLE	EWG. NO.	NO. 8EQ.	REMARKS ON CKT. DESIG
	3	Ξ	1	Board, Printed Wiring	111740	l	
	10		2	Handle, Circuit Card	100016	1	
	=		3	Eyelet, Tubular	103896-016	2	·
		<u> </u>	4	Strip, Marker	100197	1	
			5	Contact, Conn. Upper	100097	23	
•			6	Contact, Conn. Lower	100098	24	
			7	Transistor, SDS 216	103242	10	Q1, 4, 5, 6, 9, 10, 11, 14, 15,
			8	Transistor, SDS 220	106781	5	Q2, 3, 12, 13, 8
			9 .	Diode, SDS 103	100091	46	CR! thru CR46
			10	Integrated Ckt, SDS 301	108217	9	Al thru A9
			11	Resistor, 1 Watt	100111-332	5	R1, 2, 3, 4, 29
			12	Resistor, ½ Watt	100111-222	5	R5, 26, 31, 27, 28
			13	Resistor, 1 Watt	100111-153	2	R6,30
			14	Resistor, Watt	100111-102	8	R7, 10, 13, 14, 24, 25, 40, 41,
			15	Resistor, 1 Watt	100111-562	4	R8, 9, 33, 34
			16	Resistor, 1 Watt	100111-101	5	R11, 16, 38, 43, 21
			17	Resistor, 1 Watt	100111-822	4	R12, 15, 39, 42
			18	Resistor, ½ Watt	100111-122	2	R20, 19
			19	Resistor, $\frac{1}{2}$ Watt	100111-182	1	R17
			20	Resistor, 1 Watt	100111-681		RIS
			21	Resistor, Watt	100111-103	1	R22
			22	_			
			23	Resistor, 1 Watt	100111-302	3	R32.35.23
			24	Resistor, 1 Watt	100111-470		R36, 37
			25	Resistor, 1 Watt	100111-151	2	R44, 45
			26	Capacitor, Tantalum	100312-156		C1. 10
			27	Capacitor, Mylar	100308-103		C2. 3. 4
		·	28	Capacitor, Mica	100107-820		C5, 6, 8, 9
			29	Capacitor, Mica	100107-221	1	C7
			30			1	
		,	31				
			32				
	ŧ		3 D9-	E-1068			


į	(m)		MATERI	AL LIS) T	ML 11741 19
+	<u>a</u>	OCIENT	PIG BATA SYSTEMS			IVIL 111741 B
Ö Z	4	DRAW	Assy, PW Shift Register	MODEL NO. DB50 -2		
=	7	NO.	DRAWING TITLE	DWG. NO.	NO. REQ.	REMARKS ON CKT. DESIG.
	=	33	Transistor, SDS 217	104389	1	Q7
<u> </u>		34	Tubing, Teflon	100274-022	8 in.	
=		35	Wire, Solid Bare	100042-024	8 in.	
2	<u>`</u>	36	Resistor	100681-161	Z	R46, 47
		37	Diode, (SDS 114)	101711	1	VR1
		38	Schematic	111739	X -	Ref
		39	Drawing List	111742	×	Ref
		40	Test spec	111743	- X	Ref
					<u> </u>	
						
					<u> </u>	
	,					
					<u> </u>	
,		,				
	•	<u></u>	1	<u> </u>	-	
		L		1		1


SDS-E-106B






بسيدم							oug. eg. Rey
	۵		IIAL LIST SINS	8813271V18 B	440 048 48	ML	
H		ASSEN	TITLE MBLY, P. W.		.		104203 D
		TRIP	E FLIP FLOP	KOO 6 FB	52 0	بليونية والمساورة	
9	4203	ITEM	DYG. TITLE	DAG'NO.	MO.REQ	PEMARES	on cat, desig,
	042	1	Board, Printed Wiring	104202	ı		
DVG.	1	2	Handle, Circuit Card	100016	1		
		3	Eyelet, Tubular	103896-016	2		
		4	Strip, Marker	100197	1		
2	⅀	5	Contact, Conn. Upper	100097	23		
,		6	Contact, Conn. Lower	100098	24		
		7	Transistor, SDS 216	103242	21	Ql thru C	24, Q7 thru Q11
		8	Transistor, SDS 220	106781	6	Q5,6	
		9	Diode, SDS 103	100091	92		CR35, 37, 38, 41
		10	Capacitor, Mica	100107-220	7	G8, 9, 5	
		11	Resistor, $\frac{1}{2}$ watt	100111-103	1 .	R21	
		12	Capacitor, Mica	100107-820	6	C6.7	
		13	Capacitor, Mylar	100308-103	3	C2, 3, 4	
		14	Capacitor, Tantalum	100312-156	1	C1	
		15	Resistor, $\frac{1}{2}$ watt	100111-102	3	R25	
		16	Resistor, ½ watt	100111-562	66	R17,18	
		17	Resistor, ½ watt	100111-302		R15,16	
		18	Resistor, ½ watt	100111-470		R13,14,	23
		19	Resistor, 2 watt	100111-151		R11,12	
		20	Resistor, ½ watt	100111-101		R7,8	
		21	Resistor. ½ watt	100111-822	i i	R9,10	
		22	Resistor, ½ watt	100111-153		R5, 6,	
		23	Resistor, ½ watt	100111-332		R1, 2, 3,	4, 27
		24	Resistor, $\frac{1}{2}$ watt	100111-122		R22	
		25	Resistor, $\frac{1}{2}$ watt	100111-681	`	R20	
		26	Resistor, 1 watt	100111-182		R19	
		27	Resistor, ½ watt	100111-563 100042-024		R24	
	-	28	Wire, Solid Bare	100042-024		-	
		29	Tubing Teflon			C5	
		30_	Capacitor, Mica	100107-470	1	<u>C5</u>	
							····
)							
		SDS-E	-106				






للا		TITLE BDS	BOIRMVIPIC D	ATA 87870	o ML	DVG. NO.	PLB
	ASSE	MBLY, P. W. D, FLIP FLOP	_ MOO # FB	54	DATB12/4	104563	E,
	1754	DVQ, TITLE	DWG.NO.	NO.REQ		on cay, des	
563		Board, Printed Wiring	104562	1			
045	2	Handle, Circuit Card	100016	1			-
_	3	Eyelet, Tubular	103896-016	2			- 31:
Ī	4	Strip, Marker	100197	1			a see a see a see a see a see a see a see a see a see a see a see a see a see a see a see a see a see a see a
	5	Contact, Conn Upper	100097	23			
			100098	24			
	7	Contact. Conn Lower Transistor, SDS 216	103242	16	Ol thru O	3,5,6, Q8thru	13
	8	Diode, SDS 103	100091	72	CR1 thru		
	9	Capacitor, Silver Mica	100107 -470	8	C5, 7,12,		
			100107 -820	2	C8, 11	<u>, </u>	A-
	10	Capacitor, Silver Mica Capacitor, Mylar	100107-820	3	C2, 3, 4		era paniar en a
	11		100308-103	1	C1		
	12	Capacitor, Tantalum Resistor, $\frac{1}{2}$ watt	100312-138	10	R2, 6, 16, 1	0 28	esperator se
	13		100111-470	2	R14, 22	7, 20	
	14	Resistor, $\frac{1}{2}$ watt			· · · · · · · · · · · · · · · · · · ·	27 25 26	
	15	Resistor, ½ watt	100111-151	4		27, 35, 36	
	16	Resistor, ½ watt	100111-822	2	R12, 23		mis o ska i i i juda
	17	Resistor, ½ watt	100111-681	1	R32		
	18	Resistor, ½ watt	100111-102	2	R11,24		
	19	Resistor, ½ watt	100111-222	1	R34		
	20	Resistor, ½ watt	100111-302	2	R17, 18	20	
	21	Resistor, ½ watt			R1, 5, 9, 26	, 30,	
	22	Resistor, ½ watt	100111-562	2	R13, R21		
ŀ	23	Resistor, ½ watt	100111-103		R33		
ļ	24	Resistor, ½ watt	100111-223	2	R10, 25		
ļ	25	Resistor, ½ watt	100111-563	8	R3, 7, 29		
ŀ	26	Wire, Solid Bare	100042-024	18 in.			
-	27	Tubing, Teflon	100274-022	18 in	n 27		
ŀ	28	Resistor, ½ watt	100111-121		R37		
ŀ	29	Resistor, ½ watt	100111-182	1	R31		
-	30	Transistor, SDS 220	106781	2	Q4, Q7	CD 5 5 11 1	2.14
ł	31	Diode, SDS 103	100091	72		CR5 , 7 thru 1	
ŀ						7.18.20 thru 3	
ł					CR32 thru	1 38,40 thru 4	<u> </u>
ļ							
L	OS-E-						





′



DWG. DO. MATERIAL LIST ASSY, PRINTED WIRING NAND MODERN MI DOIRMAINIG DAVA BABAGES D 103884 BHEET 2 **07** 2 NAND MODULE HOS 8 IB52 DATE REMARKS OR CET. DESIG. DAC'MO. MO. REQ DVG. TITLE ITEM 03884 10388**3** Board, Printed Wiring 100016 Handle, Circuit Card 3 103896-016 2 Eyelet, Tubular Strip, Marker 100197 100097 23 Contact. Conn. Upper 6 Contact, Conn. Lower 100098 24 10 01.2.3.4Transistor (SDS 216) 103242 CRI thru CR39 --66----8 100091 Diode (SDS 103) 9 100107*-470* 10 C5.6.7.8Capacitor, Silver Mica 10 C10.11.12 100308-103 3 Capacitor, Mylar C9 12 Capacitor. Tantalum 100312-156 R17, 18, 19, 20 100111-332 10 13 Resistor, † watt 14 Resistor, † watt 100111-470 10 R21, 22, 23, 24 100111-563 10 R25, 26, 27, 28 15 Resistor, 3 watt R1 thru 4.6.7.8 100111-151 Resistor. 1 watt 16 100042-024 10 in. 17 Wire, Solid Bare 100274-022 18 Tubing, Teflon 10 in. CRl thru CR14, 16, 17, 18, 20, # 56 100091 Diode (SDS 103) 19 22, 23, 25 thru 30


SDS-E-106







NAND No. 2 IB56 104556E


E	الما	4	TIAL LIST			ML вид. но. для
		DVO.	TITLE SDS		•	104556 E
				MOO IB		DATE 12/4 SKEET 2 OF 2
8	556	ITEM	DVG. TIPLE	DAG. NO.	HO. REQ	REMARES CR CET, DESIG.
DAC.	1045	1	Board, Printed Wiring	104555		
6		2	Handle, Circuit Card	100016	1	
		3	Eyelet, Tubular	103896-016	2	
₹	₹	4	Strip, Marker	100197	1	
		5	Contact. Conn Upper	100097	23	
		6	Contact, Conn Lower	100098	24	
		-7	Trinsistor SDS 216	103242	11	Ω1
		8	Diode, SDS 103	100091	67	CR1 thru CR8, CR10,11,12
		9	Capacitor, Silver Mica	100107-470		C5
		10	Capacitor, Mylar	100308-103		C2. 3. 4
		-11	Capacitor, Tantalum	100312-156		<u> </u>
		12	Resistor, watt	100111-151	11	R4
		_13	Resistor, watt	100111-470	11	R2
	l	14	Resistor, watt	100111-332	11	Rl
		15	Resistor, watt	100111-563		R3
		16	Wire, Solid Bare	100042-024	24 IN.	
		17	Tubing, Teflon	100274-022	24 IN-	
	ļ					
	ł	}				
	}					
		}				
	-					
	}					
	1					
	}					
	ł					<u> </u>
	ŀ					
	1	<u>-</u>				
	t					
	Ļ					
	\$	DS-E-	106			






EST	0	bya.	TITLE EDS	0018271710 0	A7A 6 4 6 7 6	ML	DWG. #0.	© UEA
П		ASSY, BAND	PRINTEDWIRING - NAND	MCO 0 IB	57	DATE 12/4		₹ 2
12	38	ITEM	DAG. SISTY.	DAC'HO.	HO, REQ	PEMARES	on CRT, DES	
1 1	4488	ı	Beard, Printed Wiring	104487	1			
DVG.	10	2	Handle, Circuit Card	100016	1			
		3	Eyelet, Tubular	103896-016	2			
=		4	Strip. Marker	100197	1			
2	≥	5	Contact. Conn Upper	100097	2.3			
		6	Contact, Conn Lower	100098	24			
		7	Transistor, SDS 216	103242	13	Ql thru Q	13	
		3	,		·		التناوي والمستور والمستور والمستور والمستور والمستور والمستور والمستور والمستور والمستور والمستور والمستور	
		9	Diole, SDS 103	100091	-71	GRI thru	CR71	
		10	``					
		11	Capacitor, Mica	100107 - 470	5	C5, 7, 9, 1	1,13	
		12	Capacitor Mylar	100308-103	3	C16.17.1	8	
		13	Capacitor, Tantalum	_100312-156	1	C15		
		14	Resistor, 1 watt	100111-151	2	R37.38		
		15	Resistor, ½ watt	100111-470	5	R18, 22, 2	6, 30, 34	
		16	Resistor. 1 watt	100111 -332	9	R1.5.9.1	3.17.21.25.29	:33
. 1		17	Resistor, † watt	100111-153	4	R3, 8, 12,	16,	
		18	Wire, Solid Bare	100042-024	10 in			
		19	Tubing, Teflon	100274-022	10 in			
	ı	20	Resistor, ½ watt	100111-563	5	R20, 24, 2	8, 32, 36	
	1	21	Resistor, ½ watt	100111-302	4	R2, 6, 10,	14	
`		22	Diode, SDS 103	100091	62	CR1 thru	7, 9 thru 15	
				·	·	CR17 thru	24, 26 thru 29)
						CR31 thru	36, 38 thru 4	4
	ļ					·	51, 53 thru 60)
	ı					CR 62 thru	u 68, 70,71	
								
							····	
	·						· · · · · · · · · · · · · · · · · · ·	
							~~~	
								·
							·	
7				•	<b></b>			
./					<b></b>	<del> </del>		
					<b> </b>	<b></b>		
		SDS-E	-106		l	L		






NAND No. 4 IB59 104896D


		<del></del>		*;				
ASS	10	W	TITLE SDS	80181171710	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ML	104896	WBA
		1	Y. P. W. NAND #4		67			
×0	_	1984	T	DAG' NO'	1	T	SHEET 2	and the second
	104896	1	Board, Printed Wiring	104895	1			
DAG.	104	2	Handle, Circuit Card	100016	1			
9		3	Eyelet, Tubular	103896-016	2			The second second
	J	4	Strip, Marker	100197	1			
A	>	5	Contact. Conn Upper	100097	23			
		6	Contact. Conn Lower	100098	24			
		7	Transistor, SDS 216	103242	14	Ql		
		8	Diode, SDS 103	100091	76		ı CR'4 6 7	
		9	Capacitor, Silver Mica	100107-479		C5		
		10	Capacitor, Mylar	100308-103		C2, 3, 4		
		11	Capacitor, Taptalum	100312-156	1	Cl		
		12	Resistor, $\frac{1}{2}$ watt	100111-332	14	Rl		
		13	Resistor, $\frac{1}{2}$ watt	100111-563	14	R2		
		14	Resistor, ½ watt	100111-470	14	R3		
		15		100042-024	24 ir			
		16	Tubing, Teflon	100274-022	24 in			
		4174K W WAR						
						<del></del>		
								<del></del>
	-							
							· · · · · · · · · · · · · · · · · · ·	
	}				<del></del>			
	1							
	1						·	
	}			-			· · · · · · · · · · · · · · · · · · ·	-
	}				<del>-</del>			
	}							
	-						<del></del>	·'
							· · · · · · · · · · · · · · · · · · ·	
	ľ							
							<del></del>	
	Š	DS-E-	. 106					·



. ,





	C V		RIAL LIST			ML BUD. 60. REV
H		1	TITLE SUS	0012871710 0		104642 C
-		+8 To	+4 INTERFACE	MGO 0 NE	350	Date omeet 2 of 2
80	2	ITEM	DAG. JITLE	DAC. HO.	PO, REQ.	REMARES GA CIT, DESIG
DVG.	04642	1.	Board, Printed Wiring	104762		
8	2	2	Handle, Circuit Card	100016		
	-	3	Eyelet, Tubular	103896-016	<u>a</u>	
₹	ا اِ	4	Strip. Marker	100197	1	
			Contact. Conn Upper	100097	2.3	
			Contact, Conn Lower	100098	24	
			Transistor, SDS 216	103242	19	Ql
			Diode, SDS 103	100091	38	CR1, CR2
			Diode, SDS 115	107063	21	VRI, VR2, VR3
	ļ		Capacitor , Mylar	100308-103	<u> 2</u>	C1,2
	١		Resistor, 🕯 watt	100111-332	19	Rl
	ŀ		Resistor, ½ watt	100111-393	19	R2
	ŀ		Wire, Solid Bare	100042-024	18 in.	
	ŀ		Tubing, Teflon	100274-022	18 in.	
	ŀ		Resistor, ½ watt	100111-153	19	R3
. )	ŀ	16	Resistor, ½ watt	100111-471	1	R4
	ŀ					
	H					
	ł					
	ŀ					
	ŀ					
	ı		<u> </u>			
	t					
	r			<del></del>		
			•			
	L					
	-					
	-					
	-	∤				
	-				<b></b>	
	-	}	-			
	H				<del></del>	
	5	DS-E-	166			




_R2-21__ _RI-2I __ Pin 1 __R3-2I__ __LI-2I _RI-20__ _RI-19 _ __L1-20 __ __LI-19 _RI-I8 _ _RI-I7 _ __LI - 18 . ___LI-17 _RI-16_ _RI-15 _ __LI-16 ___LI-I5 _ R2-13 - R3-14 - R2-14 - R3-15 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 - R3-16 __RI-I4__ _RI-I3 _ __LI-14 __ __LI-I3 _ _RI-I2 _ __RI-II _ __LI-I2 __LI-II R2-9 - R3-9 - R3-10 - R3-11 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - R3-12 - Connector __RI-IO __ _RI-9 _ End __LI-IO ___LI-9 __RI-8 __ __RI-7 _ ___LI-8 ___ __LI-7 __RI-6 __ __RI-5_ __LI-6 ___LI-5 __ RI-4 __ __RI-3 __ __LI-4 ___LI-3 R2-1 - R3-1 - R3-2 - R3-2 - R3-2 - R3-3 - R2-4 - R3-4 - R3 __ RI-2 __ __RI-I __ LI-2 __ c3 __ __ c4 __ Pin 47 CI 0-__ C2 __


							evo. ev.	Tages
	$\alpha$	MATER	TITLE BD	B •••••••	9444 <b>948</b> 4	- ML		esv R
4	_	DAG.		Mod	•	<u> </u>	104866	B
		ASSY.	P. W. DRIVER CABLE INT	ERFACE N	VB52	A 1 / 2 / 4	SARSY 2 C	7_2
2	99	ITRM	HITLT DWG	DAC'NO'	MO, REQ	REMARKS	OR CET, DES	16.
	04866	1	Board, Printed Wiring	04865	1			
98	10	2	Handle, Circuit Card	.100016	1			
		3	Evelet, Tubular	103896-016	12			a parte a francisco de la Co
			Strip, Marker	100197				
K		5	Contact. Conn Upper	100097	2.3		an en film et annette et alle et alle et anne et	er weer of
		6	Contact, Conn Lower	100098	24		The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s	
		7	Capacitor, Mylar	00308-103	3	C2_3_4		
		8	Capacitor, Tantalum	00312-156		Cl	ing and the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the seco	
		9	Resistor, ½ watt	100111-151	21	Rl		
		10	nductor, Molded	100342-223	21	Ll		
		11	Wire, Solid Bare	100042-024	5 in.			
		12	Tubing, Teflon	100274-022	5 in			
		13	Resistor, ½ watt	100111-102	42	R2.3		
					<b>-</b>			
					-	·		
				<b>_</b>	<del> </del>		William William William	
				<del></del>				
					<del></del>			
					<b></b>			
					1			
					1	·	·	
							· · · · · · · · · · · · · · · · · · ·	
				<b>—</b>				
			<u> </u>		1			
	Ì							
	ĺ							
					1			
					<b></b>			·
					<b> </b>			
				-				
				- }	<del>  </del>			
		195-K	-106		1			
	- 1	7 4 4 4 A A	- 6 U U	•				







E S S	A	8	TITLE SIDE	SMIP			104016		aev A
		P.W.	TERMINATION MODULE +4	COO O ZB		ATB///8/63			2
20	04016	ITEM	DAG. LILIE	DAG. HO.	២០.ពឧ០	REMARES	ea cap,	08880	
DVG.	104	•	Board, Printed Wiring	104015					
[6]			Handle, Circuit Card	100016	1				
$\vdash$	_		Eyelet, Tubular	103896-016	2				
1	=		Strip, Marker	100197	1			and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second s	
1		5	Contact, Conn. Upper	100097	23				
			Contact, Conn. Lower	100098	24				
			Capacitor, Mylar	100308-334	3	C2, 3, 4	النافق والمراواة والمناور والمستوي	<u> </u>	
		9	Capacitor, Tantalum Resistor, 🕯 watt	100312-156 100111-151	1 42	Cl R2 thru R	<b>4</b> 3		
				100042-025	5 in.	ICL WILL IC		Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Company of the Compan	are decision and according
		10	Wire, Solid Bare				0		Applied Comme
		11_	Tubing, Teflon	100274-022	5 in.				
						- Concerts and the condition confidence and the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition of the Condition		ye ve kilindi kiri oʻzir oʻzirdinin (1983)	-
		-					<u> </u>	10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to 10 to	
				<i>:</i>				The transfer of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the section of the s	
· 1	ı				Ì		and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second s		
	ı								
	·								
							and the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second of the second o		
	ļ						the second second		
	-								
	ļ							· · · · · · · · · · · · · · · · · · ·	
	}				}	<del></del>			
	ŀ							<del></del>	
	ŀ				<del>-</del>	-		<del></del>	
	ŀ								
	ŀ								
	t						<del></del>		
							***		
. )									
	L	DS-E-	105					19 64 Sept	







THE LE	11	RIAL LIST CONG	99182171717 8	ATA BURTA	ML	DWG. NO.	REV
	ASSE	TITLE SIDS MBLY, P. W. CABLE MATION MODULE	MOD # Z			104331 BHERT 2 0	<i>E</i> 2
% %	TTPM	DVQ. TITLE	DAG.HO.	HO. REQ		OR CAT, DES	18,
1 1 2	<u> </u>	Board, Printed Wiring	104330	1			
DVG.	1 2	Handle, Circuit Card	100016	1			
	3	Eyelet, Tubular	103896-016	2			
	4	Strip, Marker	100197	1			
5	5	Contact, Conn. Upper	100097	23			
	6	Contact, Conn. Lower	100098	24			
	7	Capacitor, Mylar	100308-103	14	G3 thru C	316—	
	8	Capacitor, Tantalum	100312-156	14	Cl,thru C		
	9	Resistor, Metal Film	100680-330	28	Rl thru R	28	- i
	10	Wire, Solid Bare	100042-024				
	11	Tubing, Teflon	100274-022	l in	794		
		Plate, Heatsink	106575				n Vor
		Heatsink (Extruded)	106579	1			
		Screw. Flat Hd. Phillips 100	100012-307	2			
	15	Washer, Flat	100018-300				
	16	Washer, Lock Int Tooth	100024-300	2			
	17	Nut, Hex Machine	100008-300	2		·	
				·			
						·	
						·	
						<del> </del>	
•	<b>  </b>					·····	
	-						
					·	<del></del>	
	<del>  </del>						
		:					
					<del></del>	30	» ( /
	SDS-E	-106				2,7 &	ليستيين





R	DVG.	TITLE SIDE	3 seignviole (	55 6	ML ML 3/24	104994 BHZET 2 G	] ]
41 64	ITEM	DVQ. TITLE	DVG.HO.	PO,REQ	REMARES	en cat, DES	16,
نخ ا	1	Board, Printed Wiring	104015		· ·		
DVG.	2	Handle, Circuit Board	100016	1-1-1			ر موجود
4	3	Eyelet, Tubular	103896-016	2			
4	4	Strip, Marker	100197	I			والمسيدة
S	5	Contact. Conn Upper	100097	23			
ļ	6	Contact, Conn Lower	100098	24			طبقتها
1	7	Capacitor, Mylar	100308-334	3	C2, 3, 4		
- 1	8	Capacitor, Tantalum	100312-156	1 1	Cl	78	<u> </u>
	او	Resistor. + watt	100111-151		R2.4.10	39 12-13-34-36-3	7.3
-	10	Wire, Solid Bare	100042-024	13 in			
	11	Tubing, Teflon	100274-022	13 in			• •
- }						-	
- 1							
	}			<del> </del>	<del></del>		
ŀ				<b>}</b>	····		
}·							
}	• •	**************************************			<del> </del>		_
1					احرد سال المست جمعتها		سجست
							_
1						· · · · · · · · · · · · · · · · · · ·	
ľ						······································	
					<del></del>		
-							^~~
						•	
						-	
-							
}-							
}-							-
一							-
}-				├			
· }-				}- <u>-</u>			
				<del></del>			
31	3-1-	106		<u> </u>			





) S	٧	SCIENTI	MATERI PIC DATA SYSTEMS	AL LIS	T	ML DRAWING NO. REV.				
0 M		DRAWI	Assy, P.W. Cable  Research Module	MODEL NO. Z	B73	DATE 1/65 SHEET 2 OF 2				
AWIN	11991	ITEM NO.	DRAWING TITLE	DWG. NO.	NO. REQ.	REMARKS ON CKT. DESIG.				
Ž.	Ξ	1	Board, Printed Wiring	104330	1					
٥		2	Handle, Circuit Card	100016	1					
=	ᅬ	3	Eyelet, Tubular	103896-016	2					
[3	≥	4	Strip, Marker	100197	1					
		5	Contact, Conn. Upper	100097	23					
		6	Contact, Conn. Lower	100098	24					
		7	Capacitor, Tantaium	100312-156	14	Cl thru Cl4				
		8	Resistor, Metal Film	100680-330	28	Rl thru R28				
		9	Wire, Solid Bare	100042-024	lin					
		10	Tubing, Teflon	100274-022	lin	The Carrier Co.				
		11	Heatsink(Extruded)	106579	1					
		12	1000 Screw, Flat Hd. Phillips	100012-30	2					
		13	Washer, Flat	100018-300	2					
		14	Washer, Lock Int. Tooth	100024-30	2					
	·	15	Nut, Hex Machine	100008-30	2					
		16	Schematic	113043	×	ref				
		17	Dwg List	113044	×	ref				
		18	Test Spec	113045	×	ref				
	÷									
			•							
				-						
					k					

SDS-E-106B