

008A MICROCOMPUTER  
MANUAL

RGS ELECTRONICS  
3650 Charles St., Suite K  
Santa Clara, Calif.  
95050  
(408) 247-0158

## TABLE OF CONTENTS

IF YOU SHOULD FIND any errors, corrections, or improvements that should be made in the Manual, please let us know so we can make the changes and send corrections to all holders of the Manual.

---RGS Electronics.

### I. CONSTRUCTION

I-1. General description and considerations

I-2. CPU

I-3. Memory

I-4. Backplane and front panel

I-5. Power supply

I-6. Final assembly

### II. FRONT PANEL

II-1. Front panel layout

II-2. Description of controls and LEDs

II-3. How to use front panel

### III. PROGRAMMING

III-1. Formats

III-2. Instructions

III-3. Instruction reference sheet

### IV. INPUT/OUTPUT

IV-1. Signals

IV-2. Programming considerations

### V. SOFTWARE AND APPLICATIONS



## I. CONSTRUCTION

### I-1. General description and considerations.

I-1-A. The 008A is a general purpose microcomputer with 1024 words of random access memory (minimum) and a bus type I/O arrangement. The memory is expandable up to 16K words, 2K per card, of RAM or ROM. The I/O serial and parallel interface cards can be plugged into the backplane or installed in external cabinets with the I/O device. The front panel allows the user to view and load memory, step programs to debug software, and stop and start the CPU. Internal interrupt and ready expansion are also available if needed.

The basic 008A consists of 6 p.c. boards: 2 CPU, 1 memory, 1 backplane, 1 front panel and 1 power supply. The 2 CPU boards and the memory board are 4" x 6"; they plug into the backplane which is 4.8" x 6.75". The 4.8" x 6.75" front panel board mounts on the backplane and contains the switches, LEDs, and associated circuitry. The power supply board is 3.5" x 3.5" and mounts back with the transformer and filter capacitor. The capacity of the power supply is +5V at 5A and -12V at 1A. The -9V for the 8008 is derived from the -12V. The entire assembly will fit in a cabinet 5" high, 9" wide and 12" deep. This includes up to 8 plug-in boards. When expanding the 008A to full memory capacity, another backplane board is needed, making the cabinet at least 15" wide.

I-1-B. When constructing the 008A, there are several considerations for successful and trouble-free operation. When soldering components to the p.c. boards, use a low wattage, small-tipped soldering pencil, and good soldering practices generally. Due to the complexity of some of the boards, there is not much clearance between runs, and care must be taken to avoid solder bridges. Insert components correctly: pin 1's on the ICs are identified on the board with an extra tab on the

## II-1-B. (cont'd)

pad. When using Molex pins, install them very carefully. They must be soldered in straight and vertical. Be sure the shorting bars face each other, then remove them before installing the IC. Always check Molex pins for shorts and opens; if an IC seems bad, check its seating in the Molex pins first.

**WARNING: NEVER INSTALL OR REMOVE ICS OR BOARDS WITH POWER ON!!**

IC's are identified by a number and a letter (e.g., 1A) representing the intersection of numbers and letters found along the edges of the p.c. boards. The 8008 and the 2102's are packed in foil; leave them there until you are ready to install them, and be sure to ground yourself before you handle them. Static charges can destroy these chips very easily.

## I-2. CPU

I-2-A. The CPU section consists of 2 boards, 008A-1 and 008A-2.

Assemble these 2 boards, in the following order, using the layout diagram as a reference.

1. Passive components (resistors, capacitors)
2. Molex pins
3. IC's
4. Clean and check

## I-2-B. 008A-1 Parts list:

QUAN.	DESCR.
1	220 ohm trimpot
1	2.7K $\frac{1}{4}$ watt resistor
1	tantalum electrolytic capacitor
1	.002mfd disc ceramic cap.
1	.005mfd " " "
7	.01mfd " " "
1	8008 CPU IC



I-2-B. 008A-1 parts list (cont'd):

QUAN.	DESCR.	DESCR.	QUAN.
2	8833	74122	2
4	7400	74123	4
2	7404	8833	2
1	74L04	008A-2 printed circuit board	1
4	7408	72-pin edge connector	4
1	7442	8-pin Molex strips	1
1	7474	7-pin Molex strips	1
1	74107	edge guide	1
1	74121	1/4" spacer	1
1	008A-1 printed circuit board	#4-40 x 1 1/4" screw	1
1	72-pin edge connector	#4 lockwasher	1
2	9-pin Molex strips (for 8008)	#4-40 nut	2
6	8-pin Molex strips	008A-1 schematic (see p. 2)	6
28	7-pin Molex strips	" " (see p. 6)	28
1	edge guide	008A-1 and 008A-2 layout diagrams (see p. 1)	1
1	1/4" spacer		1
2	#4-40 x 1 1/4" screw		2
1	#4 lockwasher		1
1	#4-40 nut		1

I-2-C. 008A-2 parts list:

QUAN.	DESCR.
1	2.7K 1/4 watt resistor
1	tantalum electrolytic cap.
1	.01mfd disc ceramic cap.
1	7400
1	7437
1	7442

I-2-C. 008A-2 parts list (cont'd):

QUAN.	DESCR.	DESCR.	QUAN.
2	74125	8833	2
4	74193	7400	4
2	8833	7404	2
1	008A-2 printed circuit board	74104	1
1	72-pin edge connector	7408	4
14	8-pin Molex strips	7442	1
8	7-pin Molex strips	7444	1
1	edge guide	74107	1
1	1/4" spacer	74121	1
1	#4-40 x 1 1/4" screw	008A-1 printed circuit board	1
1	#4 lockwasher	72-pin edge connector	1
1	#4-40 nut	8-pin Molex strips (for 8008)	2

I-2-D. 008A-1 schematic (see p. 5).


I-2-E. 008A-2 " (see p. 6).

I-2-F. 008A-1 and 008A-2 layout diagrams (see p. 7).

I-2-C. 008A-2 parts list:


QUAN.	DESCR.
1	2.7K 1/2 watt resistor
1	tantalum electrolytic cap.
1	0.01MFD disc ceramic cap.
1	7400
1	7437
1	7442





RG5 008A-1


READY EXPAND.



RG5 008A-2




TOP VIEW



008A-2

TOP VIEW



008A-1

I-3. MEMORY

I-3-A. The 008A-3 memory board is capable of 2048 words of memory. If 1K words are used, use sockets 1A, 2A, 3A, 4A, 1B, 2B, 3B, and 4B. Enable A is used to enable this section. Assemble in the following order, using the layout diagram as a reference:

1. Jumpers: the 2 short jumpers next to IC 5D, shown on the layout diagram. 1 jumper from 5D1 to bank enable (lower 8K of memory); 1 jumper from ~~5B0~~<sup>5B1</sup> to enable A (first 1K of memory).
2. Passive components (capacitors)
3. Molex pins
4. IC's
5. Clean and check







I-3-B. 008A-3 parts list:

QUAN:	DESCR.
1	tantalum electrolytic cap.
8	.01mfd disc ceramic cap.
2	74142
8	2102
20	8-pin Molex strips
1	008A-3 printed circuit board
1	72-pin edge connector
1	edge guide
1	$\frac{1}{4}$ " spacer
1	#4-40 x $1\frac{1}{4}$ " screw
1	#4 lockwasher
1	#4-40 nut


I-3-C. 008A-3 schematic (see p. 9).

I-3-D. 008A-3 layout diagram (see p. 10).





RGS 008A-3





I-4. BACKPLANE AND FRONT PANEL

I-4-A. The backplane and front panel boards are assembled in the following order, using the layout diagram as a reference:

On the 008A-5 board:

1. Resistors
2. Molex pins
3. IC's
4. LED's (watch polarity and height)
5. Switches (mount spring return switches so the part you push is on top)
6. Jumper (shown in lower right of layout diagram)

On the 008A-4 board:

7. 3 edge connectors (next to power connections)

On both boards:

8. Wire the front panel to the back plane. When finished, solder sides of both boards should face each other, and the row of holes on the backplane should be on the bottom. Drill these holes out to  $1/8$ ", and mount the edge guides in them, after inserting the boards, for alignment. The  $1/2$ " spacers go between the front panel and backplane boards. Either one of the edge connectors or an unused socket position is used to wire between the 2 boards. Clip off excess pin lengths of the edge connectors when the wiring is done. The .687" spacers are used to space the 2-board assembly behind the cabinet front panel. The  $1/4$ " spacers go between the edge guide and and the p.c. socket. There are 37 wires going between the 2 boards. The I/O socket wiring comes from the backplane and will be done later.

I-4-A. Backplane and front panel (cont'd):

9. Clean and check


I-4-B. Backplane and front panel parts list:

QUAN.	DESCR.
1	100 ohm $\frac{1}{4}$ watt resistor
25	220 ohm " " "
1	1.2K " " "
14	2.7K " " "
26	LED's
9	DPDT (T/F) rocker switches
5	DPDT spring return rocker switches
4	7400
4	7404
2	74125
20	7-pin Molex strips
1	008A-4 printed circuit board
1	008A-5 " " "
4	.5" spacer
4	.687" spacer
4	#4-40 x $1\frac{1}{2}$ " screw
4	#4 lockwasher
4	#4-40 nut


I-4-C. 008A-5 schematic (see p. 13).

I-4-D. 008A-5 layout diagram (see p. 14).





RGS 006A-5



RCS 008A-5

ALL RESISTORS 1/4 W

008A-5



## I-5. POWER SUPPLY.

I-5-A. This is the power supply board construction section. The power supply is initially set up to produce up to 3A at 5V, 1A at  $\pm 12V$  and 60mA at  $-9V$ . More current at 5V can be supplied, up to 5A, by changing the limiting fuse to a 5A fuse. Several things will be needed to finish construction that are not supplied: a 3-wire grounding line cord, a power switch, standoffs for the 008A-6 p.c. board and screws, a cabinet, a #2 screw and nut and a piece of vectorboard for the I/O socket, wire, fuses, and fuse holders. The 008A-6 is assembled in the following order, using the layout diagram as reference:

1. Resistors
2. Diodes (watch polarity)
3. Capacitors (watch polarity)
4. PNP transistor and 309T
5. Clean and check

Mount transformer, filter capacitor, 008A-6 p.c. board, heatsinks, 2N3055 and 340K-12. Make sure that neither the 2N3055 nor the 340K-12 is shorted to the chassis.


I-5-B. To check the power supply, make sure the sense lines are hooked up, + sense to +5V, - sense to ground. All voltages should be  $\pm 10\%$ .

I-5-C. Power supply schematic (see p. 16).

I-5-D. 008A-6 layout diagram (see p. 17).

I-5-E. Power supply parts list:

QUAN.:	DESCR.:	QUAN.:	DESCR.:
1	4.7 ohm $\frac{1}{4}$ watt res.	1	6.2V Zener diode
1	12 ohm $\frac{1}{4}$ watt res.	6	1A 50PIV silicon rect.
1	470 ohm $\frac{1}{4}$ watt res.	2	3A silicon rectifiers
1	2.7K $\frac{1}{4}$ watt res.	1	2N2907
1	12K $\frac{1}{4}$ watt res.	1	2N3055
1	3.3K $\frac{1}{4}$ watt res.	1	340K-12
1	.01mfd disc ceramic cap.	1	309T
1	4.7mfd tantalum cap.	1	4A SCR
1	100mfd electrolytic cap.	1	power transformer
1	470mfd 35wv electr. cap.	2	TO-3 heat sinks
1	4000mfd 20wv electr. cap.	2	TO-3 insulators
		1	008A-6 printed circuit board




POWER SUPPLY SCHEMATIC

\* THESE ITEMS ARE NOT PROVIDED WITH BASIC KIT



TOP VIEW



RG2 008A-6

008A-6

## I-6. FINAL ASSEMBLY.

I-6-A. The final assembly involves putting the assembled boards in a cabinet; choice of the cabinet is up to the builder. A front panel template can be made from the front panel board layout diagram by tracing. The I/O socket and final power supply wiring is done now. The main power wires go to the pads provided on the backplane. The + sense is wired to pin 1 on the socket used for the front panel wiring. The - sense goes to pin 71.

I-6-B. The I/O socket is wired according to the following list:


DESCR.	I/O SOCKET	FRONT PANEL SOCKET
I/O Ø	1	38
I/O 1	2	37
I/O 2	3	32
I/O 3	4	31
I/O 4	5	40
I/O 5	6	39
I/O 6	7	30
GND	8	GND
I/O 7	9	29
INPUT ST.	10	41
OUTPUT ST.	11	42
CONTROL ST.	12	43
SELECT ST.	13	44
READY EXP.	14	35
INTERRUPT EXP.	15	51
-	16	no connection

I-6-C. When finished, go to power on procedure to verify that the computer is working. The p.c. boards can be plugged in and edge guides put on now.



## II. FRONT PANEL

### II-1. Suggested front panel layout.



### II-2. Description of controls and LEDs.

**Switches:**        **POWER**--turns power supply on and off.

**RUN/WAIT**--run position is for normal, full speed operation; wait position is for stepping through the program one instruction at a time.

**STEP**--for stepping through the program, when in the wait mode; for incrementing the memory address register, when in the stop mode.

**INT.**--for putting in interrupt instructions.

The next three load switches only work in the stop mode.

**H**--upper address register load.

**L**--lower address register load.

**MEM**--memory load.

**Data switches-(8)**--for interrupts and loads.

**LEDs:**            **STOP**--indicates stop mode.

**WAIT**--indicates wait mode.

**MEM (8)**--indicates contents of memory location addressed

by H and L.

II-2. Description of controls and LEDs. (cont'd)

LEDs: L (8)--lower address register readout.

H (6)--upper address register readout.

CC0 & CC1--Cycle control code used for indicating operation while program stepping.

II-3. How to use front panel.

II-3-1. Power on.

- a) All data switches to false (0).
- b) RUN/WAIT switch to run.
- c) Turn POWER switch on.
- d) Make sure STOP LED comes on.

II-3-2. Memory load or check.

- a) Make sure STOP LED is on.
- b) Set upper address on DS (data switches); T = 1, F = 0.
- c) Push H switch.
- d) Verify H loaded correctly.
- e) Set lower address on DS.
- f) Push L switch.
- g) Verify L loaded correctly.
- h) The MEM display now shows the contents of the selected

memory location. To load that location:

- i) Set DS with word to be loaded.
- j) Push MEM switch.
- k) Verify MEM display.

To check sequential memory locations, do a) through h), then push step switch to get the next location.



II-3-3. To start a program. (Program starting at 00,000)

- a) Set DS to 005 (explanation of octal in programming section).
- b) Push INT switch.

II-3-4. To stop a program.

- a) Set DS to 000,001 or 377.
- b) Push INT switch.

Note: The CPU will accept any single word instruction from the data switches, by means of the INTERRUPT switch, without stopping the computer.

II-3-5. To step through a program.

- a) RUN/WAIT switch to wait.

If program is not started, go through starting procedure (II-3-3).

- b) WAIT LED comes on.
- c) Use STEP switch to step through program.
- d) When finished, set RUN/WAIT switch to run.

CC (Cycle control code) indicates the operation being performed. One program step is actually one machine cycle step. The programming section indicates how many machine cycles and what CC's are involved.

0	A register or accumulator
1	B register
2	"
3	"
4	"
5	"
6	"
7	"

\* CC = cycle control code \* CP = condition flags affected

### III. PROGRAMMING

III-1. Formats. The 008A uses octal code for convenience. The 8 binary bits are represented thus:

2 1 4 2 1 4 2 1

0 0 0 0 0 0 0 0

This is true for memory data, instructions, and lower addresses; however, only the lower 6 bits are used for the upper addresses. The full octal designation for location zero is 00,000. The upper 2 octal digits indicate the page number; the lower 3 octal digits indicate the location in that page (000 to 377). 1024 words of memory is divided into 4 pages, e.g., pages 00 to 03.

III-2. Instructions. This section includes a description of each instruction with notes. A short form version will follow for easy reference.

III-2-1. ODO Increment index register  $\underline{D} \neq 0, \underline{D} \neq 7$   
1 machine cycle, 1 byte, CC\* 0, CF<sup>+</sup> Z, S, P

Notes: D is the destination register. The 8008 contains 7 registers, the A register or accumulator and 6 other index registers. This particular instruction may only be used to increment the 6 index registers, but in other instructions D may also address the A register and memory.

This is a complete chart of registers and their addresses:

0	A register or accumulator
1	B register
2	C "
3	D "
4	E "
5	H "
6	L "
7	MEMORY location addressed by the contents of H and L

In this instruction D can only equal 1-6, because 000 is a Halt instruction, and this instruction may not be used to increment memory.

\* CC = cycle control code

+ CF = condition flipflops affected



III-2-1. (cont'd) This instruction can also affect the condition flipflops. There are 4 condition flipflops:

C	Carry flipflop	Sets to True (1) as the result of an underflow or overflow, i.e., if you add 1 to all 1's, or subtract 1 from all 0's.
Z	Zero flipflop	Sets to True (1) when all bits go to 0 during an operation.
S	Sign flipflop	Sets to True (1) when the MSB of the result of an operation is 1.
P	Parity flipflop	Sets to True (1) when the parity of a result is true, i.e., when the result has an even number of 1's. Parity should alternate in Increment index register instructions.

These bits are set as a result of each arithmetic and logical operation. Except in the case of add-with-carry and subtract-with-borrow operations, the condition flipflops never interact with subsequent arithmetic and logical operations; they only indicate states at the close of the current operation. They permit conditional branching through conditional Calls, Jumps, and Returns. The carry bit also makes possible multiple precision binary arithmetic.

III-2-2. OD1 Decrement index register  $D \neq 0, D \neq 7$   
 1 machine cycle, 1 byte, CC 0, CF Z, S, P

Notes: This instruction works exactly the same as the Increment Index Register instruction, except that the content of D decreases by one instead of increasing by one.

III-2-3. OE2 Rotate A register  $E = 0 - 3$   
 1 machine cycle, 1 byte, CC 0, CF C

Notes: This instruction rotates the contents of the A register 1 bit either to the left or to the right, through or past the carry flipflop.

When E equals: The operation performed is:

0 Rotate contents of A register to the left one bit.  
 A<sub>7</sub> goes into A<sub>0</sub> and into carry.

## III-2-3. (cont'd)

When E equals: The operation performed is:

- 1 Rotate contents of A register to the right one bit; A<sub>0</sub> goes into A<sub>7</sub> and into carry.
- 2 Rotate contents of A register to the left one bit; content of carry flipflop goes into A<sub>0</sub>, A<sub>7</sub> goes into carry.
- 3 Rotate contents of A register to the right one bit; content of carry flipflop goes into A<sub>7</sub>, A<sub>0</sub> goes into carry.

III-2-4. OF4 ALU immediate B<sub>2</sub> = data

2 machine cycles, 2 bytes, CC 0,2, CF C, Z, S, P

Notes: F is the operation performed by the ALU using the contents of the A register and the data in B<sub>2</sub>.

When F is: The operation is:

- 0 ADD: Add the data in B<sub>2</sub> to the contents of the A register and store the result in the A register. An overflow sets the carry flipflop to True (1).
- 1 ADD WITH CARRY: Add the data in B<sub>2</sub> and the contents of the carry flipflop to the contents of the A register, and store the result in the A register. An overflow sets the carry flipflop to True (1). C only affects the result of the operation if C = 1 when the operation begins. If the operation doesn't generate a carry, it will clear C, setting it to 0.
- 2 SUBTRACT: Subtract the data in B<sub>2</sub> from the contents of the A register, and store the result in the A register. An underflow (borrow) sets the carry flipflop to 1. Uses two's complement subtraction.
- 3 SUBTRACT WITH BORROW: Subtract B<sub>2</sub> and the contents of C from the contents of the A register, and store the result in the A register. As in ADD WITH CARRY, C only affects the result of the operation if C = 1 when the operation begins; and if the operation doesn't generate a borrow, it will set C to 0.
- 4 LOGICAL AND: Logically AND B<sub>2</sub> and the contents of the A register, and store the result in the A register. When two binary numbers are ANDed, the only columns in the answer which contain a 1 are the columns in which both original numbers had a 1:

A	11	001	110
B <sub>2</sub>	01	101	101
	01	001	100



## III-2-4. (cont'd)

When F is: The operation is:

- 5 EXCLUSIVE-OR: Place the exclusive-OR of  $B_2$  and the contents of the A register in the A register. The result of an exclusive-OR operation contains a 1 only in the columns where one or the other, but not both, of the original numbers had a 1:

A	01 011 101
$B_2$	11 001 010
	10 010 111

- 6 INCLUSIVE-OR: Place the inclusive-OR of  $B_2$  and the contents of the A register in the A register. The result of an inclusive-OR operation contains a 1 in all columns where either or both of the original numbers had a 1:

A	01 011 101
$B_2$	11 001 010
	11 011 111

- 7 COMPARE: Subtracts  $B_2$  from contents of A register. The content of the A register remains unchanged; only the condition flipflops are affected. If  $A = B_2$ , Z is set to 1. If  $A < B_2$ , C is set to 1. If  $A > B_2$ , C and Z are both 0.

All condition flipflops can be affected by these operations. All three logical operations reset C to 0. You can clear C without changing the A register by ANDing immediate with all 1's (3778). You can invert (or complement) the content of the A register by performing exclusive-OR immediate with all 1's (3778).

III-2-5. 2FS ALU register F = 0 - 7; S = source register

1 machine cycle, 1 byte, CC 0, CF C, Z, S, P

Notes: F is the operation performed by the ALU using the contents of the A register and the contents of the source register, S. The result is stored in the A register. The operations and effects on condition flipflops are the same as those listed for F under "ALU Immediate". The address digits for S are the same as those listed for D under "Increment Index Register".

When S = 7, the instruction has 2 machine cycles, 2 bytes, and the CC is 0,2. The H and L registers are normally used to store the addresses of memory words to be used during arithmetic and logical operations.

III-2-5. (cont'd) The H register contains the page number or upper address; the L register contains the word number or lower address. Therefore, when  $\underline{S} = 7$ , the computer checks the H and L registers, and takes the word from memory which is stored at the location addressed by the contents of those registers. In writing programs, it is important to be sure that H and L contain the address of the correct word before you write an "ALU Register" instruction where  $\underline{S} = 7$ .

III-2-6. OD6 Load data immediate D = destination register  
2 machine cycles, 2 bytes, CC 0,2

Notes: The data in  $B_2$  is loaded into the destination register addressed by D. The address digits for D are the same as those listed under "Increment Index Register".

When D = 7, indicating load memory, this is a 3 machine cycle instruction, CC 0,2,3. The data in  $B_2$  is then loaded into the memory location addressed by the contents of registers H and L. You can load specific memory locations by loading H and L with the desired address, then loading memory.

III-2-7. 3DS Load data D and S  $\neq 7$ , because 377 = HALT  
1 machine cycle, 1 byte, CC 0

Notes: Used to load data into registers, or to move data from one register to another. D = destination register, S = source register; addresses are as listed for D under "Increment Index Register". If the instruction reads 30X, load the A register with the contents of register X, register X remains unchanged by the operation.

If the instruction reads 37X, transferring the contents of register X into the memory location addressed by registers H and L, this is a 2 machine cycle instruction, and the CC is 0,2.

If the instruction reads 3X7, transferring data from memory to register X, it is a 2 machine cycle instruction, and the CC is 0,3. In this case data would come from the location addressed by registers H and L.



III-2-7. (cont'd) Transferring the contents of a register to itself, for example 300, load A with contents of A, is a NOP (no operation). NOPs can be used as fillers, saving certain memory locations within the program for later data and/or instructions.

III-2-8.  $1X4$  Unconditional jump  $X = \text{"don't care"}$

3 machine cycles, 3 bytes, CC 0,2,2

Notes: This instruction automatically shifts the program to the instruction located at the memory address designated by  $B_2$  (lower address) and  $B_3$  (upper address). After the jump the program continues in sequence from the new location. The middle digit,  $X$ , has no effect on the jump instruction; it can be used to code groups of jumps.

III-2-9.  $1C0$  Conditional jump  $C = \text{condition; } 0 - 7$

3 machine cycles, 3 bytes, CC 0,2,2

Notes: The shift to the instruction located at the address in  $B_2 B_3$  takes place if the condition specified in  $C$  is met.

If  $C$  is: The jump takes place if:

0	$C = 0$ ; carry false
1	$Z = 0$ ; zero false
2	$S = 0$ ; sign false (MSB of previous result was 0)
3	$P = 0$ ; parity false (odd)
4	$C = 1$ ; carry true
5	$Z = 1$ ; zero true
6	$S = 1$ ; sign true (MSB of previous result was 1)
7	$P = 1$ ; parity true (even)

The conditional jump does not affect the condition flipflops, merely checks them to see if the condition enabling the jump exists. If the condition does not exist, the program goes to the next instruction in sequence.

III-2-10.  $1X6$  Unconditional call  $X = \text{"don't care"}$

3 machine cycles, 3 bytes, CC 0,2,2

Notes: This instruction jumps the program unconditionally to the address defined in  $B_2 B_3$ . The address in the P register (program counter) immediately following  $B_3$  is stored in the pushdown stack,

III-2-10. (cont'd) which pops down one level. This instruction and its companion, the unconditional return, are used for often-repeated subroutines. Subroutines may be called and nested up to 7 levels.

III-2-11. OX7 Unconditional return X = "don't care"  
1 machine cycle, 1 byte, CC 0

Notes: The uppermost address in the pushdown stack (i.e., the last one to be stored there) goes into the P register, and the program jumps to the instruction located at that address. The pushdown stack pops up one level. This instruction is used to exit from subroutines.

III-2-12. 1C2 Conditional call C = condition; 0 - 7  
3 machine cycles, 3 bytes, CC 0,2,2

Notes: The call proceeds as detailed under "Unconditional Call", IF the condition specified by C exists. Values for C are the same as the ones listed under "Conditional Jump". Like the conditional jump, the conditional call does not affect the condition flipflops. If the condition does not exist to enable the call, the program continues to the next instruction in sequence.

III-2-13. OC3 Conditional return C = condition; 0 - 7  
1 machine cycle, 1 byte, CC 0

Notes: The return proceeds as detailed under "Unconditional Return", IF the condition specified by C exists. Values for C are the same as the ones listed under "Conditional Jump". The conditional return does not affect the condition flipflops. If the condition does not exist, the program continues to the next instruction in sequence.

III-2-14. OA5 Restart A = 0 - 7  
1 machine cycle, 1 byte, CC 0

Notes: This is a one-instruction unconditional call; the address immediately following the restart instruction goes into the pushdown stack, and the program shifts to the location on page 00 indicated by the value of A.



III-2-14. (cont'd)

When A is: The program goes to location:

0	00 000
1	00 010
2	00 020
3	00 030
4	00 040
5	00 050
6	00 060
7	00 070

Since the 8 locations addressed by this instruction are 8 words apart, the instruction can be used to store 8 8-byte subroutines in the lower 64 words of memory. Use a return instruction to get back, as for any other call.

III-2-15. IR1 Input/Output R = 0, 2, 4, or 6  
2 machine cycles, 1 byte, CC 0,1

Notes: This instruction uses the contents of the A register to manipulate the I/O bus, to get information into and out of the computer.

When R equals: The instruction is:

- 0 INPUT: 1 byte comes into the A register from whatever input device has been selected on the I/O bus. Changes the content of A.
- 2 OUTPUT: The data word in the A register goes to be loaded into whatever output device has been selected on the I/O bus. Content of A is not changed.
- 4 CONTROL: This indicates that the word in the A register is a control word, telling the peripheral what to do, rather than a data word.
- 6 SELECT: Load the A register with the address of the device you wish to select, then send a SELECT instruction. Selecting a device connects it electrically. To clear the bus, select a non-existent device.

III-2-16. 000  
001 Halt  
377

1 machine cycle, 1 byte, CC 0

Notes: Suspends the activity of the processor in the STOPPED state. Content of registers and memory is unchanged. The program counter

III-2-16. (cont'd) advances one instruction and the internal dynamic

memories continue to be refreshed. When A is: The program goes to:

00 000	0
00 010	1
00 020	2
00 030	3
00 040	4
00 050	5
00 060	6
00 070	7

Since the 8 locations addressed by this instruction are 8 words apart,

the instruction can be used to store 8 8-byte routines in the

lower 64 words of memory. Use a return instruction to get back, as

for any other call.

III-2-15. IRI Input/Output R = 0, 2, 4, or 6

2 machine cycles, 1 byte, CC 0,1

Notes: This instruction uses the contents of the A register to manip-

ulate the I/O bus, to get information into and out of the computer.

When R equals: The instruction is:

0 INPUT: 1 byte comes into the A register from whatever input device has been selected on the I/O bus. Changes the content of A.

2 OUTPUT: The data word in the A register goes to be loaded into whatever output device has been selected on the I/O bus. Content of A is not changed.

4 CONTROL: This indicates that the word in the A register is a control word, telling the peripheral what to do, rather than a data word.

6 SELECT: Load the A register with the address of the device you wish to select, then send a SELECT instruction. Selecting a device connects it electrically. To clear the bus, select a non-existent device.

000	III-2-15.
001	Half
377	

1 machine cycle, 1 byte, CC 0

Notes: Suspends the activity of the processor in the STOPPED state.

Content of registers and memory is unchanged. The program counter



III-3. Instruction reference sheet.

<u>MNEMONIC</u>	<u>CODE</u>	<u>INSTRUCTION</u>	<u>NO. BYTES</u>	<u>CONDITION FLIPFLOPS AFFECTED</u>
HLT	000	Halt	1	none
HLT	001	"	1	none
HLT	377	"	1	none
IN(D)	OD0	Increment index register ( $D \neq 0, D \neq 7$ )	1	Z, S, P
DC(D)	OD1	Decrement index register ( $D \neq 0, D \neq 7$ )	1	Z, S, P
R(E)	OE2	Rotate ( $E = 0$ to $3$ )	1	C
R(C)	OC3	Conditional return	1	none
(F)I	OF4	ALU Immediate ( $B_2 = \text{data}$ )	2	C, Z, S, P (logical operations reset C to false)
RS(A)	OA5	Restart (address 00,0A0)	1	none
L(D)I	OD6	Load data immediate ( $B_2 = \text{data}$ )	2	none
RET	OX7	Unconditional return	1	none
J(C)	1C0	Conditional jump ( $B_2, B_3 = \text{address}$ )	3	none
(R)	1R1	Input/output	1	none
C(C)	1C2	Conditional call ( $B_2, B_3 = \text{address}$ )	3	none
JMP	1X4	Unconditional jump ( $B_2, B_3 = \text{address}$ )	3	none
CAL	1X6	Unconditional call " " "	3	none
(F)(S)	2FS	ALU Register	1	C, Z, S, P (logical operations reset C to false)
L(D)(S)	3DS	Load data ( $D$ and $S \neq 7$ )	1	none

X = don't care

 $B_2 = \text{data or lower address}$  $B_3 = \text{upper address}$ 

D = destination register

S = source register

<u>D or S</u>	<u>REGISTER</u>	<u>R</u>	<u>FUNCTION</u>
0	A (accumulator)	0	Input (INP)
1	B	2	Output (OUT)
2	C	4	Control (CON)
3	D	6	Select (SEL)
4	E		
5	H		
6	L		
7	MEM (address defined by contents of H and L)		


<u>C</u>	<u>CONDITION</u>	<u>F</u>	<u>OPERATION WITH A REG.</u>
0	Carry false (C)	0	Add (AD)
(F) 1	Zero false (Z)	1	Add with carry (AC)
2	Sign false (S, +)	2	Subtract (SU)
3	Parity odd (P, false)	3	Subtract with borrow (SB)
4	Carry true (C)	4	AND (ND)
(T) 5	Zero true (Z)	5	Exclusive OR (XR)
6	Sign true (S, -)	6	Inclusive OR (OR)
7	Parity even (P, true)	7	Compare (CP)

<u>E</u>	<u>ROTATION</u>
0	Left, $A_7$ into carry (LC)
1	Right, $A_0$ into carry (RC)
2	Left through carry (AL)
3	Right through carry (AR)

IV. INPUT/OUTPUT

IV-1. Signals. There are four I/O signals available: Input.(INP), Output.(OUT), Control (CON), and Select (SEL). They are active high and available for 4 microseconds. The leading edge of the 3 output signals can be used to strobe data because data is already available.

See diagram:



The ready line is also on the I/O cable. When the ready line is brought low, the CPU stops between T<sub>2</sub> and T<sub>3</sub> (WAIT) until ready goes high.


Interrupt can be used externally, but this is not recommended with minimum memory because it requires more complicated software. Our suggested universal parallel interface is set up so the status can be read

to find out if an I/O device is ready. The block diagram of the interface is on the next page; there will be a kit available for it.

Almost any parallel device can be interfaced to the 008A with this interface. More interfacing information will appear in future supplements to this manual, depending on what is requested by the users.



PARALLEL INTERFACE BLOCK DIAGRAM



IV-2. Programming considerations. There are 4 steps to be considered in working with an I/O device:

1. Initialization
2. Control
3. Status
4. Data transfer

**Initialization:** The condition of the device has to be determined. All necessary startup routines must be done.

**Control:** The operating mode of the device must be set.

**Status:** The time at which the device is ready to input or output must be determined.

**Data transfer is self-explanatory.**

These steps are interrelated to a great degree and must be thought out.

Examples and common subroutines will be included in future supplements.

RGS Electronics  
 Software and Applications  
 3050 Charles St. Suite K  
 Santa Clara, California 95050





## IV-3. PERIPHERAL SCHEMATICS &amp; DESCRIPTIONS.

IV-3-A. Parallel interface.

The 74C00 (3D) acts as the line receiver for the 4 strobes from the computer. The select strobe clocks flip-flop 2D. If the 8-input NAND, 4D, is low, when 2D is clocked the  $\bar{Q}$  output will go high, enabling the other 3 strobes to be used at the output of the card. One-third of 3C and all of 3B are used to provide complemented signals for the addressing of the interface. The two DM8833 quad transceivers 1B and 1C are used to route information on and off the I/O bus. They are normally set to output to the I/O device from the computer, unless there is an input strobe, during which (approximately 4 microseconds) they switch and input to the computer from the I/O device. This card has been designed to plug directly into the 008A computer backplane, if desired. Ready expansion, interrupt expansion, +5V, ground and -12V can be brought through the card for use on a peripheral device, if needed.

For schematic see next page.





RGS 008A-7



IV-3-B. Audio cassette adapter.

The frequency shift keying (FSK) receiver consists of a 565 phase locked loop and a 311 comparator. The 565 locks on to the incoming signal and the 311 restores the DC logic levels. One quarter of a 74126 is used to connect the output of the 311 as a carrier detector status bit. The FSK transmitter consists of  $\frac{1}{2}$  of a 7404, two P3 transistors, one NPN general purpose transistor and a 566 voltage controlled oscillator. The NPN G.P. transistor is used to key the VCO out of the audio cassette bandwidth. The 7404 is used to key the proper P3 transistor to switch one or the other trimpot to the 566 to determine "mark" and "space" frequencies. In this case we have chosen 2 KHz for "space" (0 logic level), and 2.5 KHz for "mark" (1 logic level). The 565 is tuned to a free running frequency of 2.25 KHz to get proper decoding. The MCT-2 opto-isolator and the 2N2222 are used to control the cassette motor in those audio cassette recorders that have a remote stop-start jack. The two 7474's and the 7400 are used for control functions. The 74126 is used to gate status bits onto the bus. The universal asynchronous receiver/transmitter (UART) provides all the logic for serial-to-parallel detection and parallel-to-serial generation. The adjustable clock, made from the other half of the 7404, provides clocking for the UART. This clock is adjusted to 16 times the baud (bit) rate of 300:4.8 KHz.

For schematic see next page.











## KEY CODES FOR 008A-K ASCII KEYBOARD INPUT KIT

UNSHIFT		SHIFT		CONTROL		SHIFT & CONTROL	
1	061	!	041	1	061	!	041
2	062	"	042	2	062	"	042
3	063	#	043	3	063	#	043
4	064	\$	044	4	064	\$	044
5	065	%	045	5	065	%	045
6	066	&	046	6	066	&	046
7	067	'	047	7	067	'	047
8	070	(	050	8	070	(	050
9	071	)	051	9	071	)	051
Ø	060	Ø	060	Ø	060	Ø	060
:	072	*	052	:	072	*	052
Q	121	Q	121	DC1	021	DC1	021
W	127	W	127	ETB	027	ETB	027
E	105	E	105	ENQ	005	ENQ	005
R	122	R	122	DC2	022	DC2	022
T	124	T	124	DC4	024	DC4	024
Y	131	Y	131	EM	031	EM	031
U	125	U	125	NAK	025	NAK	025
I	111	I	111	HT	011	HT	011
O	117		137	SI	017	US	037
P	120	@	100	DLE	020	NUL	000
-	055	=	075	-	055	=	075
A	101	A	101	SOH	001	SOH	001
S	123	S	123	DC3	023	DC3	023
D	104	D	104	EOT	004	EOT	004
F	106	F	106	ACK	006	ACK	006
G	107	G	107	BEL	007	BEL	007
H	110	H	110	BS	010	BS	010
J	112	J	112	LF	012	LF	012
K	113	[	133	VT	013	ESC	033
L	114	\	134	FF	014	FS	034
;	073	+	053	;	073	+	053
Z	132	Z	132	SUB	032	SUB	032
X	130	X	130	CAN	030	CAN	030
C	103	C	103	ETX	003	ETX	003
V	126	V	126	SYN	026	SYN	026
B	102	B	102	STX	002	STX	002
N	116	↑	136	SO	016	RS	036
M	115	↓	135	CR	015	GS	035
,	054	<	074	,	054	<	074
.	056	>	076	.	056	>	076
/	057	?	077	/	057	?	077
SP	040	SP	040	SP	040	SP	040

## V. SOFTWARE AND APPLICATIONS

This section introduces the software and applications exchange service.

All schematics, block diagrams and ideas should be submitted in as much detail as possible. We will try them out, consolidate as necessary, then print them and send them out to all manual holders.

Please use the format below for any programs and/or subroutines you send in to the exchange service. We will send out a format for cassette tape when we are ready to handle it.

### SOFTWARE FORMAT

ADDRESS (octal)	INSTRUCTION (octal code) (mnemonic)	COMMENTS
0 0, 0 0 0	000 0 H L T	A halt instruction
1 2 3 4 5 6	7 8 9 10 11 12 13 14	15 . . . . . 32

If every manual holder sends in one program or one application during the next year, we will all have a fantastic and valuable volume of reference for future use. We ourselves will be working on software and applications for everyone's use. All software and applications submitted become public domain and are not patentable, nor should any patents be infringed upon without written permission. Address all software and applications contributions, and any further questions about anything in the kit, to:

RGS Electronics  
 Software and Applications  
 3650 Charles St. Suite K  
 Santa Clara, California 95050



## 008A-C CASSETTE TAPE BOOTSTRAP

### I. Description and use.

This program loads the first record off the tape recorder. There are no error detection steps in the bootstrap program, so if the first program doesn't work the bootstrap has to be run again. The program first selects the tape recorder (address 300g) and starts the motor. Next, it waits for the carrier. When the carrier is detected it starts a .5 second timer. When the timer runs out, it sets the start address, then looks for the first word. The words, coming in, are loaded into memory until the last word is detected. The motor then stops and control is returned to the calling program.

### II. Special instructions.

This bootstrap is set up for loading the tape read/write off tape. For other programs, 3 words have to be changed. The contents of addresses 00,145 and 00,147 are, respectively, the high and low starting address of the program to be read. The contents of address 00,170 is the total number of words of the program to be read.

### III. Operating instructions.

Manually load the bootstrap from the front panel into the addresses specified. Call the bootstrap from one of the restart areas.

### IV. Program.

00	100	006	LAI	00	121	000		00	142	130		00	163	101	INP
	101	300			122	041	DCE		143	000			164	370	LMA
	102	161	SEL		123	110	JFZ		144	056	LHI		165	060	INL
	103	006	LAI		124	116			145	001			166	306	LAL
	104	230			125	000			146	066	LLI		167	074	CPI
	105	141	CON		126	016	LBI		147	000			170	313	
	106	101	INP		127	006			150	006	LAI		171	110	JFZ
	107	044	NDI		130	006	LAI		151	310			172	150	
	110	010			131	310			152	141	CON		173	000	
	111	150	JTZ		132	141	CON		153	101	INP		174	006	LAI
	112	106			133	101	INP		154	002	RLC		175	000	
	113	000			134	002	RLC		155	100	JFC		176	141	CON
	114	046	LEI		135	100	JFC		156	153			177	007	RET
	115	040			136	133			157	000					
	116	031	DCD		137	000			160	006	LAI				
	117	110	JFZ		140	011	DCB		161	010					
	120	116			141	110	JFZ		162	141	CON				

## 008A-C CASSETTE TAPE READ/WRITE

### I. Description and use.

This program is used to read from and write on a cassette tape. An error on read is indicated by a halt at location 01,134. A six word header is used for identification and location of the program. The format is:

xxx - lower record number  
xxx - upper " "  
xxx - lower starting address  
xxx - upper " "  
xxx - lower number of words (not counting header)  
xxx - upper " " " " " "

In the write mode, the program writes 2 seconds of mark, the header, the main text, then .1 seconds of mark. It then stops the recorder. In the read mode, it starts the motor, then looks for the mark frequency. When it finds mark, it times out, then checks again for mark. If mark is there, the program looks for the header. The header tells it where to put the main text. When finished, it stops the recorder.

### II. Special instructions.

The first program on tape should be started right at the beginning of the magnetic tape. When writing, locations 00,100 to 00,105 have to be loaded with the header for that program. These locations are also used during read. Cassette address is 300.

### III. Operating instructions.

To read the next program from tape: call location 01,000. To write a program on tape, put recorder in "record" and call location 01,166.

### IV. Header for this program.

000 000 000 001 313 000.



V. Program.

01	000	106	CAL	CALL SRS (READ)	01	070	000		
	001	047				071	066	LLI	
	002	001				072	100		
	003	006	LAI	MOTOR ON		073	036	LDI	
	004	210				074	006		
	005	141	CON			075	046	LEI	
	006	101	INP	CAR. DET.		076	000		
	007	044	NDI			077	007	RET	END
	010	010			01	100	347	LEM	(LDR)
	011	150	JTZ			101	061	DCL	
	012	006				102	337	LDM	
	013	001				103	061	DCL	
	014	046	LEI	.5 S. TIMER		104	327	LCM	
	015	040				105	061	DCL	
	016	106	CAL	CALL TIM		106	317	LBM	
	017	056				107	361	LLB	
	020	001				110	352	LHC	
	021	101	INP	CAR. DET.		111	007	RET	END
	022	044	NDI			112	040	INE	E + 1 (RED)
	023	010				113	006	LAI	RESET DA
	024	150	JTZ			114	310		
	025	006				115	141	CON	
	026	001				116	101	INP	IS DA?
	027	106	CAL	CALL LHR		117	002	RLC	
	030	067				120	100	JFC	
	031	001				121	116		
	032	106	CAL	CALL RED		122	001		
	033	112				123	044	NDI	ERROR?
	034	001				124	340		
	035	106	CAL	CALL LDR		125	150	JTZ	
	036	100				126	135		
	037	001				127	001		
	040	106	CAL	CALL RED		130	310	LBA	
	041	112				131	006	LAI	
	042	001				132	000		
	043	006	LAI	MOTOR OFF		133	141	CON	
	044	000				134	377	HLT	
	045	141	CON			135	006	LAI	GET DATA
	046	007	RET	END		136	010		
	047	006	LAI	SEL. TAPE (SRS)		137	141	CON	
	050	300				140	101	INP	
	051	161	SEL			141	370	LMA	
	052	006	LAI	STATUS & RESET		142	006	LAI	RETURN TO STATUS
	053	220				143	210		
	054	141	CON			144	141	CON	
	055	007	RET	END		145	031	DCD	DECR. COUNTER
	056	031	DCD	TIMER (TIM)		146	110	JFZ	
	057	110	JFZ			147	156		
	060	056				150	001		
	061	001				151	041	DCE	
	062	041	DCE			152	110	JFZ	
	063	110	JFZ			153	156		
	064	056				154	001		
	065	001				155	007	RET	
	066	007	RET	END		156	060	INL	INCR. ADDR.
	067	056	LHI	(LHR)		157	110	JFZ	

V. Program. cont'd

01	160	113			01	250	110	JFZ
	161	001				251	262	
	162	050	JNH			252	001	
	163	104	JMP			253	041	DCE
	164	113				254	110	JFZ
	165	001	END			255	262	
	166	106	CAL	CALL SRS (WRITE)		256	001	
	167	047				257	104	JMP
	170	001				260	272	
	171	006	LAI	REC. REQ. LITE		261	001	
	172	201				262	060	INL INCR. ADDR.
	173	141	CON			263	110	JFZ
	174	101	INP	REC. VERIFY		264	240	
	175	044	NDI			265	001	
	176	004				266	050	INH
	177	150	JTZ			267	104	JMP
01	200	174				270	240	
	201	001				271	001	
	202	006	LAI	MOTOR ON		272	101	INP CHAR. DONE?
	203	213				273	044	NDI
	204	141	CON			274	003	
	205	046	LEI	2 S. TIMER		275	074	CPI
	206	200				276	003	
	207	106	CAL	CALL TIM		277	110	JFZ
	210	056			01	300	272	
	211	001				301	001	
	212	106	CAL	CALL LHR		302	101	INP
	213	067				303	044	NDI
	214	001				304	003	
	215	106	CAL	CALL WTE		305	074	CPI
	216	237				306	003	
	217	001				307	110	JFZ
	220	106	CAL	CALL LDR		310	272	
	221	100				311	001	
	222	001				312	007	RET END
	223	106	CAL	CALL WTE				
	224	237						
	225	001						
	226	046	LEI	.1 S. TIMER				
	227	010						
	230	106	CAL	CALL TIM				
	231	056						
	232	001						
	233	006	LAI	STOP MOTOR				
	234	000						
	235	141	CON					
	236	007	RET	END				
	237	040	INE	E + 1 (WTE)				
	240	101	INP	TBMT?				
	241	012	RRC					
	242	100	JFC					
	243	240						
	244	001						
	245	307	LAM	LOAD A				
	246	121	OUT	OUTPUT				
	247	031	DCD	DECR. COUNTER				



# 008A-K KEYBOARD BOOTSTRAP PROGRAM

## I. Description and use.

This program is used when it is desirable to load the first program in by means of the keyboard. Up to 256 words can be loaded in without change to the program. The program halts at the end of the page.

## II. Special instructions.

Address 00,001 is the page address, and 00,003 is the start address in that page, of the target area to be loaded. These words are loaded when the program is keyed in. In the case of a mistake, an interrupt 000 will stop the program.

## III. Operating instructions.

Key the program in from the front panel, then do an interrupt RSØ (005) to start it. Key in three octal digits, from the keyboard, for each word in sequence. Keyboard I/O address is 100g.

## IV. Program.

ADDRESS	OCTAL	MNEMONIC	ADDRESS	OCTAL	MNEMONIC
00 000	056	LHI	00 034	110	JFZ
001	000		035	010	
002	066	LLI	036	000	
003	000		037	377	HLT
004	006	LAI	040	101	INP
005	100		041	064	ORI
006	161	SEL	042	000	
007	141	CON	043	120	JSF
010	045	RS4	044	040	
011	044	NDI	045	000	
012	003		046	141	CON
013	012	RRC	047	007	RET
014	012	RRC			
015	310	LBA			
016	045	RS4			
017	044	NDI			
020	007				
021	002	RLC			
022	002	RLC			
023	002	RLC			
024	261	ORB			
025	310	LBA			
026	045	RS4			
027	044	NDI			
030	007				
031	261	ORB			
032	370	LMA			
033	060	INL			

KEYBOARD OCTAL LOADER - 008A-K

I. Description and use.

This program allows words to be written into memory in octal format. Programs can also be called from the keyboard.

II. Special instructions.

Pressing the "A" key will allow address entry at any time.

III. Operating instructions.

To start program: jump to location 01,313. Press the "A" key and enter full 5 octal digit address. Every time 3 octal digits, to be loaded, are entered, the address is incremented. If an "E" is pressed, in place of the first octal digit of a word, then the program will call the program starting at the latest address. A new address has to be entered when control returns to the keyboard routine.

IV. Header for this program.

001 000 313 001 214 000.

V. Program.

01	313	006	LAI	KEYBOARD SELECT	01	346	002		
	314	100				347	271	CPB	IS A?
	315	161	SEL			350	150	JTZ	YES JUMP TO A
	316	141	CON			351	003		
	317	016	LBI			352	002		
	320	101				353	242	NDC	PREP. DIGIT
	321	026	LCI			354	002	RLC	
	322	007				355	002	RLC	
*	323	106	CAL	CALL INP		356	002	RLC	
	324	116				357	263	ORD	
	325	002				360	330	LDA	
	326	271	CPB	IS A?		361	106	CAL	CALL INP
	327	150	JTZ	YES JUMP TO A		362	116		
	330	003				363	002		
	331	002				364	271	CPB	IS A?
	332	074	CPI	IS E?		365	150	JTZ	YES JUMP TO A
	333	105				366	003		
	334	150	JTZ	YES JUMP TO E		367	002		
	335	077				370	242	NDC	PREP. DIGIT
	336	002				371	263	ORD	
	337	044	NDI	PREP. DIGIT		372	370	LMA	LOAD MEM
	340	003				373	060	INL	INCR. H & L
	341	012	RRC			374	110	JFZ	*
	342	012	RRC			375	323		
	343	330	LDA			376	001		
	344	106	CAL	CALL INP		377	050	INH	
	345	116							



V. Program.

02	000	104	JMP	*	02	070	002		
	001	323				071	242	NDC	PREP. DIGIT
	002	001				072	266	ORL	
A	003	106	CAL	CALL INP		073	360	LLA	
	004	116				074	104	JMP	
	005	002				075	323		
	006	271	CPB	IS A?		076	001		
	007	150	JTZ	YES JUMP TO A	E	077	335	LDH	LOAD CALL ADD.
	010	003				100	346	LEL	
	011	002				101	056	LHI	
	012	242	NDC	PREP. DIGIT		102	002		
	013	002	RLC			103	066	LLI	
	014	002	RLC			104	111		
	015	002	RLC			105	374	LME	
	016	350	LHA			106	060	INL	
	017	106	CAL	CALL INP		107	373	LMD	
	020	116				110	106	CAL	CALL PROGRAM
	021	002				111	000		
	022	271	CPB	IS A?		112	000		
	023	150	JTZ	YES JUMP TO A		113	104	JMP	
	024	003				114	313		
	025	002				115	001		
	026	242	NDC	PREP. DIGIT		116	101	INP	KEYBOARD INPUT
	027	265	ORH			117	064	ORI	
	030	350	LHA			120	000		
	031	106	CAL	CALL INP		121	120	JSF	
	032	116				122	116		
	033	002				123	002		
	034	271	CPB	IS A?		124	141	CON	
	035	150	JTZ	YES JUMP TO A		125	101	INP	
	036	003				126	007	RET	
	037	002							
	040	044	NDI	PREP. DIGIT					
	041	003							
	042	012	RRC						
	043	012	RRC						
	044	360	LLA						
	045	106	CAL	CALL INP					
	046	116							
	047	002							
	050	271	CPB	IS A?					
	051	150	JTZ	YES JUMP TO A					
	052	003							
	053	002							
	054	242	NDC	PREP. DIGIT					
	055	002	RLC						
	056	002	RLC						
	057	002	RLC						
	060	266	ORL						
	061	360	LLA						
	062	106	CAL	CALL INP					
	063	116							
	064	002							
	065	271	CPB	IS A?					
	066	150	JTZ	YES JUMP TO A					
	067	003							

#### APPLICATION NOTE #1

The I/O cable can be made with 2 16-pin IC component carriers and some wire. The 4 strobes, interrupt exp. and ready exp. should be twisted pair to eliminate crosstalk. The twisted pair ground wires can be connected to the ground pin at each end by means of a piece of bus wire. This arrangement has been tested and is being used here at RGS. It also has the advantage of being very inexpensive to implement.

RGS.



CHANGES AND ADDITIONS TO 008A MICROCOMPUTER MANUAL

Page 2, top of page:

Delete the 4 sentences, "When using Molex...Molex pins first."  
Add, in place of this, "If an IC seems to be bad, check its seating in the socket."

Page 2, Par. I-2-A:

#2 of list, CHANGE "Molex pins" TO "IC sockets".

Page 3, Par. I-2-B:

CHANGE "2 9-pin Molex strips (for 8008)" TO "14 14 pin IC socket, solder type";

CHANGE "6 8-pin Molex strips" TO "3 16 pin IC socket, solder type";

CHANGE "28 7-pin Molex strips" TO "1 18 pin IC socket, solder type (for 8008)".

Page 4, Par. I-2-C:

CHANGE "14 8-pin Molex strips" TO "4 14 pin IC socket, solder type";

CHANGE "8 7-pin Molex strips" TO "7 16 pin IC socket, solder type".

Page 5:

Right side of schematic, IC #5A, reverse pins 1 and 2.

Page 8, Par. I-3-A:

#1 of list, change "5B0" to "5B1";

#3 of list, change "Molex pins" to "IC sockets".

Page 8, Par. I-3-B:

CHANGE "20 8-pin Molex strips" TO "10 16 pin IC sockets, solder type".

Page 9:

Left side of schematic, show IC #5D, pins 13 and 14 being connected to the ground pins with jumpers;

Left side of schematic, label IC #5B, pin 12 "bank enable".

Page 11, Par. I-4-A:

#2 of list, change "Molex pins" to "IC sockets";

#5 of list, add "(break screw mount tabs off first by bending back and forth. If there is any trouble with multiple counts when using the step or int. switch, cut the top and bottom run connecting the 2 poles of the switch apart. Do not cut the runs going to the ICs or the run going down the middle wiper connections of the switches.)"

DELETE Step 6;

CHANGE "Step 7" TO "Step 6";

CHANGE "Step 8" TO "Step 7".

CHANGES AND ADDITIONS (cont'd)

Page 12, Par. I-4-A:

CHANGE "Step 9" TO "Step 8".

Page 12, Par. I-4-B:

CHANGE "9 DPDT (T/F) Rocker switches" TO "9 SPDT Rocker switches";  
CHANGE "20 7-pin Molex strips" TO "10 14-pin IC sockets, solder type";

CHANGE "4 .687" spacer" TO "4 .687" threaded spacer";

CHANGE "4 #4-40x1½" screw" TO "4 #4-40x7/8" screw";



CHANGE "4 #4 lockwasher" TO "4 #4-40x3/8" screw";

CHANGE "4 #4-40 nut" TO "4 #4 lockwasher (for use between threaded spacer and front panel p.c.b.);



Add "1 16-pin IC socket, wire-wrap type".

Page 13:

Schematic, lower right corner, IC #3D, add missing pin numbers:



Schematic, middle left, IC #3D, CHANGE:



Page 14:

Layout, lower right, delete "jumper" and dotted line.

Page 15, Par. I-5-E:

CHANGE "1 2N2907" TO "1 P3, TO-92 case".

Page 16:

Schematic, middle, change "2N2907" to "P3".

Page 17:

Layout, middle, change "2N2907" to "P3" and show flat spot on bottom of circle for that transistor.


Page 26, Par. III-2-7:

Line 10, CHANGE "and the CC is 0,2" TO "and the CC is 0,3";


Line 13, CHANGE "and the CC is 0,3" TO "and the CC is 0,2".




2N3055  
BOTTOM VIEW




340K-12  
BOTTOM VIEW



LED's




DIODES



3A. DIODES  
HAVE THE THICKER  
LEADS.

SCR



ADDENDUM:

PAGE 3 CHANGE 2 #440 x 1/4" SCREWS TO  
 1 #440 x 1/4" SCREWS

TANTALUM CAPACITOR VALUE IS 15µF

CS13B

4.7µF TANTALUM CAPACITOR IS PART NO. F475K